4 * Copyright(c) 2015, 2016 Intel Corporation.
6 * This file is provided under a dual BSD/GPLv2 license. When using or
7 * redistributing this file, you may do so under either license.
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of version 2 of the GNU General Public License as
13 * published by the Free Software Foundation.
15 * This program is distributed in the hope that it will be useful, but
16 * WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * General Public License for more details.
22 * Redistribution and use in source and binary forms, with or without
23 * modification, are permitted provided that the following conditions
26 * - Redistributions of source code must retain the above copyright
27 * notice, this list of conditions and the following disclaimer.
28 * - Redistributions in binary form must reproduce the above copyright
29 * notice, this list of conditions and the following disclaimer in
30 * the documentation and/or other materials provided with the
32 * - Neither the name of Intel Corporation nor the names of its
33 * contributors may be used to endorse or promote products derived
34 * from this software without specific prior written permission.
36 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
37 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
38 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
39 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
40 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
41 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
42 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
43 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
44 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
45 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
46 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
50 #include <linux/interrupt.h>
51 #include <linux/pci.h>
52 #include <linux/dma-mapping.h>
53 #include <linux/mutex.h>
54 #include <linux/list.h>
55 #include <linux/scatterlist.h>
56 #include <linux/slab.h>
59 #include <linux/completion.h>
60 #include <linux/kref.h>
61 #include <linux/sched.h>
62 #include <linux/cdev.h>
63 #include <linux/delay.h>
64 #include <linux/kthread.h>
65 #include <linux/i2c.h>
66 #include <linux/i2c-algo-bit.h>
67 #include <rdma/rdma_vt.h>
69 #include "chip_registers.h"
79 /* bumped 1 from s/w major version of TrueScale */
80 #define HFI1_CHIP_VERS_MAJ 3U
82 /* don't care about this except printing */
83 #define HFI1_CHIP_VERS_MIN 0U
85 /* The Organization Unique Identifier (Mfg code), and its position in GUID */
86 #define HFI1_OUI 0x001175
87 #define HFI1_OUI_LSB 40
89 #define DROP_PACKET_OFF 0
90 #define DROP_PACKET_ON 1
92 extern unsigned long hfi1_cap_mask;
93 #define HFI1_CAP_KGET_MASK(mask, cap) ((mask) & HFI1_CAP_##cap)
94 #define HFI1_CAP_UGET_MASK(mask, cap) \
95 (((mask) >> HFI1_CAP_USER_SHIFT) & HFI1_CAP_##cap)
96 #define HFI1_CAP_KGET(cap) (HFI1_CAP_KGET_MASK(hfi1_cap_mask, cap))
97 #define HFI1_CAP_UGET(cap) (HFI1_CAP_UGET_MASK(hfi1_cap_mask, cap))
98 #define HFI1_CAP_IS_KSET(cap) (!!HFI1_CAP_KGET(cap))
99 #define HFI1_CAP_IS_USET(cap) (!!HFI1_CAP_UGET(cap))
100 #define HFI1_MISC_GET() ((hfi1_cap_mask >> HFI1_CAP_MISC_SHIFT) & \
102 /* Offline Disabled Reason is 4-bits */
103 #define HFI1_ODR_MASK(rsn) ((rsn) & OPA_PI_MASK_OFFLINE_REASON)
106 * Control context is always 0 and handles the error packets.
107 * It also handles the VL15 and multicast packets.
109 #define HFI1_CTRL_CTXT 0
112 * Driver context will store software counters for each of the events
113 * associated with these status registers
115 #define NUM_CCE_ERR_STATUS_COUNTERS 41
116 #define NUM_RCV_ERR_STATUS_COUNTERS 64
117 #define NUM_MISC_ERR_STATUS_COUNTERS 13
118 #define NUM_SEND_PIO_ERR_STATUS_COUNTERS 36
119 #define NUM_SEND_DMA_ERR_STATUS_COUNTERS 4
120 #define NUM_SEND_EGRESS_ERR_STATUS_COUNTERS 64
121 #define NUM_SEND_ERR_STATUS_COUNTERS 3
122 #define NUM_SEND_CTXT_ERR_STATUS_COUNTERS 5
123 #define NUM_SEND_DMA_ENG_ERR_STATUS_COUNTERS 24
126 * per driver stats, either not device nor port-specific, or
127 * summed over all of the devices and ports.
128 * They are described by name via ipathfs filesystem, so layout
129 * and number of elements can change without breaking compatibility.
130 * If members are added or deleted hfi1_statnames[] in debugfs.c must
133 struct hfi1_ib_stats {
134 __u64 sps_ints; /* number of interrupts handled */
135 __u64 sps_errints; /* number of error interrupts */
136 __u64 sps_txerrs; /* tx-related packet errors */
137 __u64 sps_rcverrs; /* non-crc rcv packet errors */
138 __u64 sps_hwerrs; /* hardware errors reported (parity, etc.) */
139 __u64 sps_nopiobufs; /* no pio bufs avail from kernel */
140 __u64 sps_ctxts; /* number of contexts currently open */
141 __u64 sps_lenerrs; /* number of kernel packets where RHF != LRH len */
146 extern struct hfi1_ib_stats hfi1_stats;
147 extern const struct pci_error_handlers hfi1_pci_err_handler;
150 * First-cut criterion for "device is active" is
151 * two thousand dwords combined Tx, Rx traffic per
152 * 5-second interval. SMA packets are 64 dwords,
153 * and occur "a few per second", presumably each way.
155 #define HFI1_TRAFFIC_ACTIVE_THRESHOLD (2000)
158 * Below contains all data related to a single context (formerly called port).
161 #ifdef CONFIG_DEBUG_FS
162 struct hfi1_opcode_stats_perctx;
165 struct ctxt_eager_bufs {
166 ssize_t size; /* total size of eager buffers */
167 u32 count; /* size of buffers array */
168 u32 numbufs; /* number of buffers allocated */
169 u32 alloced; /* number of rcvarray entries used */
170 u32 rcvtid_size; /* size of each eager rcv tid */
171 u32 threshold; /* head update threshold */
172 struct eager_buffer {
184 struct list_head list;
188 struct hfi1_ctxtdata {
189 /* shadow the ctxt's RcvCtrl register */
191 /* rcvhdrq base, needs mmap before useful */
193 /* kernel virtual address where hdrqtail is updated */
194 volatile __le64 *rcvhdrtail_kvaddr;
196 * Shared page for kernel to signal user processes that send buffers
197 * need disarming. The process should call HFI1_CMD_DISARM_BUFS
198 * or HFI1_CMD_ACK_EVENT with IPATH_EVENT_DISARM_BUFS set.
200 unsigned long *user_event_mask;
201 /* when waiting for rcv or pioavail */
202 wait_queue_head_t wait;
203 /* rcvhdrq size (for freeing) */
205 /* number of rcvhdrq entries */
207 /* size of each of the rcvhdrq entries */
209 /* mmap of hdrq, must fit in 44 bits */
210 dma_addr_t rcvhdrq_phys;
211 dma_addr_t rcvhdrqtailaddr_phys;
212 struct ctxt_eager_bufs egrbufs;
213 /* this receive context's assigned PIO ACK send context */
214 struct send_context *sc;
216 /* dynamic receive available interrupt timeout */
217 u32 rcvavail_timeout;
219 * number of opens (including slave sub-contexts) on this instance
220 * (ignoring forks, dup, etc. for now)
224 * how much space to leave at start of eager TID entries for
225 * protocol use, on each TID
227 /* instead of calculating it */
229 /* non-zero if ctxt is being shared. */
231 /* non-zero if ctxt is being shared. */
236 /* number of RcvArray groups for this context. */
237 u32 rcv_array_groups;
238 /* index of first eager TID entry. */
240 /* number of expected TID entries */
242 /* index of first expected TID entry. */
245 struct exp_tid_set tid_group_list;
246 struct exp_tid_set tid_used_list;
247 struct exp_tid_set tid_full_list;
249 /* lock protecting all Expected TID data */
250 struct mutex exp_lock;
251 /* number of pio bufs for this ctxt (all procs, if shared) */
253 /* first pio buffer for this ctxt */
255 /* chip offset of PIO buffers for this ctxt */
257 /* per-context configuration flags */
259 /* per-context event flags for fileops/intr communication */
260 unsigned long event_flags;
261 /* WAIT_RCV that timed out, no interrupt */
263 /* WAIT_PIO that timed out, no interrupt */
265 /* WAIT_RCV already happened, no wait */
267 /* WAIT_PIO already happened, no wait */
269 /* total number of polled urgent packets */
271 /* saved total number of polled urgent packets for poll edge trigger */
273 /* pid of process using this ctxt */
275 pid_t subpid[HFI1_MAX_SHARED_CTXTS];
276 /* same size as task_struct .comm[], command that opened context */
277 char comm[TASK_COMM_LEN];
278 /* so file ops can get at unit */
279 struct hfi1_devdata *dd;
280 /* so functions that need physical port can get it easily */
281 struct hfi1_pportdata *ppd;
282 /* A page of memory for rcvhdrhead, rcvegrhead, rcvegrtail * N */
283 void *subctxt_uregbase;
284 /* An array of pages for the eager receive buffers * N */
285 void *subctxt_rcvegrbuf;
286 /* An array of pages for the eager header queue entries * N */
287 void *subctxt_rcvhdr_base;
288 /* The version of the library which opened this ctxt */
290 /* Bitmask of active slaves */
292 /* Type of packets or conditions we want to poll for */
294 /* receive packet sequence counter */
297 /* ctxt rcvhdrq head offset */
300 /* QPs waiting for context processing */
301 struct list_head qp_wait_list;
302 /* interrupt handling */
303 u64 imask; /* clear interrupt mask */
304 int ireg; /* clear interrupt register */
305 unsigned numa_id; /* numa node of this context */
306 /* verbs stats per CTX */
307 struct hfi1_opcode_stats_perctx *opstats;
309 * This is the kernel thread that will keep making
310 * progress on the user sdma requests behind the scenes.
311 * There is one per context (shared contexts use the master's).
313 struct task_struct *progress;
314 struct list_head sdma_queues;
315 /* protect sdma queues */
316 spinlock_t sdma_qlock;
318 /* Is ASPM interrupt supported for this context */
319 bool aspm_intr_supported;
320 /* ASPM state (enabled/disabled) for this context */
322 /* Timer for re-enabling ASPM if interrupt activity quietens down */
323 struct timer_list aspm_timer;
324 /* Lock to serialize between intr, timer intr and user threads */
325 spinlock_t aspm_lock;
326 /* Is ASPM processing enabled for this context (in intr context) */
327 bool aspm_intr_enable;
328 /* Last interrupt timestamp */
329 ktime_t aspm_ts_last_intr;
330 /* Last timestamp at which we scheduled a timer for this context */
331 ktime_t aspm_ts_timer_sched;
334 * The interrupt handler for a particular receive context can vary
335 * throughout it's lifetime. This is not a lock protected data member so
336 * it must be updated atomically and the prev and new value must always
337 * be valid. Worst case is we process an extra interrupt and up to 64
338 * packets with the wrong interrupt handler.
340 int (*do_interrupt)(struct hfi1_ctxtdata *rcd, int threaded);
344 * Represents a single packet at a high level. Put commonly computed things in
345 * here so we do not have to keep doing them over and over. The rule of thumb is
346 * if something is used one time to derive some value, store that something in
347 * here. If it is used multiple times, then store the result of that derivation
353 struct hfi1_ctxtdata *rcd;
356 struct hfi1_other_headers *ohdr;
372 * Private data for snoop/capture support.
374 struct hfi1_snoop_data {
377 struct device *class_dev;
378 /* protect snoop data */
379 spinlock_t snoop_lock;
380 struct list_head queue;
381 wait_queue_head_t waitq;
383 int (*filter_callback)(void *hdr, void *data, void *value);
384 u64 dcc_cfg; /* saved value of DCC Cfg register */
387 /* snoop mode_flag values */
388 #define HFI1_PORT_SNOOP_MODE 1U
389 #define HFI1_PORT_CAPTURE_MODE 2U
391 struct rvt_sge_state;
394 * Get/Set IB link-level config parameters for f_get/set_ib_cfg()
395 * Mostly for MADs that set or query link parameters, also ipath
398 #define HFI1_IB_CFG_LIDLMC 0 /* LID (LS16b) and Mask (MS16b) */
399 #define HFI1_IB_CFG_LWID_DG_ENB 1 /* allowed Link-width downgrade */
400 #define HFI1_IB_CFG_LWID_ENB 2 /* allowed Link-width */
401 #define HFI1_IB_CFG_LWID 3 /* currently active Link-width */
402 #define HFI1_IB_CFG_SPD_ENB 4 /* allowed Link speeds */
403 #define HFI1_IB_CFG_SPD 5 /* current Link spd */
404 #define HFI1_IB_CFG_RXPOL_ENB 6 /* Auto-RX-polarity enable */
405 #define HFI1_IB_CFG_LREV_ENB 7 /* Auto-Lane-reversal enable */
406 #define HFI1_IB_CFG_LINKLATENCY 8 /* Link Latency (IB1.2 only) */
407 #define HFI1_IB_CFG_HRTBT 9 /* IB heartbeat off/enable/auto; DDR/QDR only */
408 #define HFI1_IB_CFG_OP_VLS 10 /* operational VLs */
409 #define HFI1_IB_CFG_VL_HIGH_CAP 11 /* num of VL high priority weights */
410 #define HFI1_IB_CFG_VL_LOW_CAP 12 /* num of VL low priority weights */
411 #define HFI1_IB_CFG_OVERRUN_THRESH 13 /* IB overrun threshold */
412 #define HFI1_IB_CFG_PHYERR_THRESH 14 /* IB PHY error threshold */
413 #define HFI1_IB_CFG_LINKDEFAULT 15 /* IB link default (sleep/poll) */
414 #define HFI1_IB_CFG_PKEYS 16 /* update partition keys */
415 #define HFI1_IB_CFG_MTU 17 /* update MTU in IBC */
416 #define HFI1_IB_CFG_VL_HIGH_LIMIT 19
417 #define HFI1_IB_CFG_PMA_TICKS 20 /* PMA sample tick resolution */
418 #define HFI1_IB_CFG_PORT 21 /* switch port we are connected to */
421 * HFI or Host Link States
423 * These describe the states the driver thinks the logical and physical
424 * states are in. Used as an argument to set_link_state(). Implemented
425 * as bits for easy multi-state checking. The actual state can only be
428 #define __HLS_UP_INIT_BP 0
429 #define __HLS_UP_ARMED_BP 1
430 #define __HLS_UP_ACTIVE_BP 2
431 #define __HLS_DN_DOWNDEF_BP 3 /* link down default */
432 #define __HLS_DN_POLL_BP 4
433 #define __HLS_DN_DISABLE_BP 5
434 #define __HLS_DN_OFFLINE_BP 6
435 #define __HLS_VERIFY_CAP_BP 7
436 #define __HLS_GOING_UP_BP 8
437 #define __HLS_GOING_OFFLINE_BP 9
438 #define __HLS_LINK_COOLDOWN_BP 10
440 #define HLS_UP_INIT BIT(__HLS_UP_INIT_BP)
441 #define HLS_UP_ARMED BIT(__HLS_UP_ARMED_BP)
442 #define HLS_UP_ACTIVE BIT(__HLS_UP_ACTIVE_BP)
443 #define HLS_DN_DOWNDEF BIT(__HLS_DN_DOWNDEF_BP) /* link down default */
444 #define HLS_DN_POLL BIT(__HLS_DN_POLL_BP)
445 #define HLS_DN_DISABLE BIT(__HLS_DN_DISABLE_BP)
446 #define HLS_DN_OFFLINE BIT(__HLS_DN_OFFLINE_BP)
447 #define HLS_VERIFY_CAP BIT(__HLS_VERIFY_CAP_BP)
448 #define HLS_GOING_UP BIT(__HLS_GOING_UP_BP)
449 #define HLS_GOING_OFFLINE BIT(__HLS_GOING_OFFLINE_BP)
450 #define HLS_LINK_COOLDOWN BIT(__HLS_LINK_COOLDOWN_BP)
452 #define HLS_UP (HLS_UP_INIT | HLS_UP_ARMED | HLS_UP_ACTIVE)
453 #define HLS_DOWN ~(HLS_UP)
455 /* use this MTU size if none other is given */
456 #define HFI1_DEFAULT_ACTIVE_MTU 10240
457 /* use this MTU size as the default maximum */
458 #define HFI1_DEFAULT_MAX_MTU 10240
459 /* default partition key */
460 #define DEFAULT_PKEY 0xffff
463 * Possible fabric manager config parameters for fm_{get,set}_table()
465 #define FM_TBL_VL_HIGH_ARB 1 /* Get/set VL high prio weights */
466 #define FM_TBL_VL_LOW_ARB 2 /* Get/set VL low prio weights */
467 #define FM_TBL_BUFFER_CONTROL 3 /* Get/set Buffer Control */
468 #define FM_TBL_SC2VLNT 4 /* Get/set SC->VLnt */
469 #define FM_TBL_VL_PREEMPT_ELEMS 5 /* Get (no set) VL preempt elems */
470 #define FM_TBL_VL_PREEMPT_MATRIX 6 /* Get (no set) VL preempt matrix */
473 * Possible "operations" for f_rcvctrl(ppd, op, ctxt)
474 * these are bits so they can be combined, e.g.
475 * HFI1_RCVCTRL_INTRAVAIL_ENB | HFI1_RCVCTRL_CTXT_ENB
477 #define HFI1_RCVCTRL_TAILUPD_ENB 0x01
478 #define HFI1_RCVCTRL_TAILUPD_DIS 0x02
479 #define HFI1_RCVCTRL_CTXT_ENB 0x04
480 #define HFI1_RCVCTRL_CTXT_DIS 0x08
481 #define HFI1_RCVCTRL_INTRAVAIL_ENB 0x10
482 #define HFI1_RCVCTRL_INTRAVAIL_DIS 0x20
483 #define HFI1_RCVCTRL_PKEY_ENB 0x40 /* Note, default is enabled */
484 #define HFI1_RCVCTRL_PKEY_DIS 0x80
485 #define HFI1_RCVCTRL_TIDFLOW_ENB 0x0400
486 #define HFI1_RCVCTRL_TIDFLOW_DIS 0x0800
487 #define HFI1_RCVCTRL_ONE_PKT_EGR_ENB 0x1000
488 #define HFI1_RCVCTRL_ONE_PKT_EGR_DIS 0x2000
489 #define HFI1_RCVCTRL_NO_RHQ_DROP_ENB 0x4000
490 #define HFI1_RCVCTRL_NO_RHQ_DROP_DIS 0x8000
491 #define HFI1_RCVCTRL_NO_EGR_DROP_ENB 0x10000
492 #define HFI1_RCVCTRL_NO_EGR_DROP_DIS 0x20000
494 /* partition enforcement flags */
495 #define HFI1_PART_ENFORCE_IN 0x1
496 #define HFI1_PART_ENFORCE_OUT 0x2
498 /* how often we check for synthetic counter wrap around */
499 #define SYNTH_CNT_TIME 2
502 #define CNTR_NORMAL 0x0 /* Normal counters, just read register */
503 #define CNTR_SYNTH 0x1 /* Synthetic counters, saturate at all 1s */
504 #define CNTR_DISABLED 0x2 /* Disable this counter */
505 #define CNTR_32BIT 0x4 /* Simulate 64 bits for this counter */
506 #define CNTR_VL 0x8 /* Per VL counter */
507 #define CNTR_SDMA 0x10
508 #define CNTR_INVALID_VL -1 /* Specifies invalid VL */
509 #define CNTR_MODE_W 0x0
510 #define CNTR_MODE_R 0x1
512 /* VLs Supported/Operational */
513 #define HFI1_MIN_VLS_SUPPORTED 1
514 #define HFI1_MAX_VLS_SUPPORTED 8
516 static inline void incr_cntr64(u64 *cntr)
518 if (*cntr < (u64)-1LL)
522 static inline void incr_cntr32(u32 *cntr)
524 if (*cntr < (u32)-1LL)
528 #define MAX_NAME_SIZE 64
529 struct hfi1_msix_entry {
531 struct msix_entry msix;
533 char name[MAX_NAME_SIZE];
537 /* per-SL CCA information */
539 struct hrtimer hrtimer;
540 struct hfi1_pportdata *ppd; /* read-only */
541 int sl; /* read-only */
542 u16 ccti; /* read/write - current value of CCTI */
545 struct link_down_reason {
547 * SMA-facing value. Should be set from .latest when
548 * HLS_UP_* -> HLS_DN_* transition actually occurs.
560 struct vl_arb_cache {
561 /* protect vl arb cache */
563 struct ib_vl_weight_elem table[VL_ARB_TABLE_SIZE];
567 * The structure below encapsulates data relevant to a physical IB Port.
568 * Current chips support only one such port, but the separation
569 * clarifies things a bit. Note that to conform to IB conventions,
570 * port-numbers are one-based. The first or only port is port1.
572 struct hfi1_pportdata {
573 struct hfi1_ibport ibport_data;
575 struct hfi1_devdata *dd;
576 struct kobject pport_cc_kobj;
577 struct kobject sc2vl_kobj;
578 struct kobject sl2sc_kobj;
579 struct kobject vl2mtu_kobj;
583 struct qsfp_data qsfp_info;
585 /* GUID for this interface, in host order */
587 /* GUID for peer interface, in host order */
590 /* up or down physical link state */
594 * this address is mapped read-only into user processes so they can
595 * get status cheaply, whenever they want. One qword of status per port
599 /* SendDMA related entries */
601 struct workqueue_struct *hfi1_wq;
603 /* move out of interrupt context */
604 struct work_struct link_vc_work;
605 struct work_struct link_up_work;
606 struct work_struct link_down_work;
607 struct work_struct sma_message_work;
608 struct work_struct freeze_work;
609 struct work_struct link_downgrade_work;
610 struct work_struct link_bounce_work;
611 /* host link state variables */
612 struct mutex hls_lock;
615 spinlock_t sdma_alllock ____cacheline_aligned_in_smp;
617 u32 lstate; /* logical link state */
619 /* these are the "32 bit" regs */
621 u32 ibmtu; /* The MTU programmed for this unit */
623 * Current max size IB packet (in bytes) including IB headers, that
624 * we can send. Changes when ibmtu changes.
627 u32 current_egress_rate; /* units [10^6 bits/sec] */
628 /* LID programmed for this instance */
630 /* list of pkeys programmed; 0 if not set */
631 u16 pkeys[MAX_PKEY_VALUES];
632 u16 link_width_supported;
633 u16 link_width_downgrade_supported;
634 u16 link_speed_supported;
635 u16 link_width_enabled;
636 u16 link_width_downgrade_enabled;
637 u16 link_speed_enabled;
638 u16 link_width_active;
639 u16 link_width_downgrade_tx_active;
640 u16 link_width_downgrade_rx_active;
641 u16 link_speed_active;
644 u8 actual_vls_operational;
645 /* LID mask control */
647 /* Rx Polarity inversion (compensate for ~tx on partner) */
650 u8 hw_pidx; /* physical port index */
651 u8 port; /* IB port number and index into dd->pports - 1 */
652 /* type of neighbor node */
655 u8 neighbor_fm_security; /* 1 if firmware checking is disabled */
656 u8 neighbor_port_number;
657 u8 is_sm_config_started;
658 u8 offline_disabled_reason;
659 u8 is_active_optimize_enabled;
660 u8 driver_link_ready; /* driver ready for active link */
661 u8 link_enabled; /* link enabled? */
663 u8 local_tx_rate; /* rate given to 8051 firmware */
664 u8 last_pstate; /* info only */
666 /* placeholders for IB MAD packet settings */
667 u8 overrun_threshold;
668 u8 phy_error_threshold;
670 /* Used to override LED behavior for things like maintenance beaconing*/
672 * Alternates per phase of blink
673 * [0] holds LED off duration, [1] holds LED on duration
675 unsigned long led_override_vals[2];
676 u8 led_override_phase; /* LSB picks from vals[] */
677 atomic_t led_override_timer_active;
678 /* Used to flash LEDs in override mode */
679 struct timer_list led_override_timer;
685 * cca_timer_lock protects access to the per-SL cca_timer
686 * structures (specifically the ccti member).
688 spinlock_t cca_timer_lock ____cacheline_aligned_in_smp;
689 struct cca_timer cca_timer[OPA_MAX_SLS];
691 /* List of congestion control table entries */
692 struct ib_cc_table_entry_shadow ccti_entries[CC_TABLE_SHADOW_MAX];
694 /* congestion entries, each entry corresponding to a SL */
695 struct opa_congestion_setting_entry_shadow
696 congestion_entries[OPA_MAX_SLS];
699 * cc_state_lock protects (write) access to the per-port
702 spinlock_t cc_state_lock ____cacheline_aligned_in_smp;
704 struct cc_state __rcu *cc_state;
706 /* Total number of congestion control table entries */
709 /* Bit map identifying service level */
710 u32 cc_sl_control_map;
712 /* CA's max number of 64 entry units in the congestion control table */
713 u8 cc_max_table_entries;
716 * begin congestion log related entries
717 * cc_log_lock protects all congestion log related data
719 spinlock_t cc_log_lock ____cacheline_aligned_in_smp;
720 u8 threshold_cong_event_map[OPA_MAX_SLS / 8];
721 u16 threshold_event_counter;
722 struct opa_hfi1_cong_log_event_internal cc_events[OPA_CONG_LOG_ELEMS];
723 int cc_log_idx; /* index for logging events */
724 int cc_mad_idx; /* index for reporting events */
725 /* end congestion log related entries */
727 struct vl_arb_cache vl_arb_cache[MAX_PRIO_TABLE];
729 /* port relative counter buffer */
731 /* port relative synthetic counter buffer */
733 /* port_xmit_discards are synthesized from different egress errors */
734 u64 port_xmit_discards;
735 u64 port_xmit_discards_vl[C_VL_COUNT];
736 u64 port_xmit_constraint_errors;
737 u64 port_rcv_constraint_errors;
738 /* count of 'link_err' interrupts from DC */
740 /* number of times link retrained successfully */
742 /* number of times a link unknown frame was reported */
743 u64 unknown_frame_count;
744 /* port_ltp_crc_mode is returned in 'portinfo' MADs */
745 u16 port_ltp_crc_mode;
746 /* port_crc_mode_enabled is the crc we support */
747 u8 port_crc_mode_enabled;
748 /* mgmt_allowed is also returned in 'portinfo' MADs */
750 u8 part_enforce; /* partition enforcement flags */
751 struct link_down_reason local_link_down_reason;
752 struct link_down_reason neigh_link_down_reason;
753 /* Value to be sent to link peer on LinkDown .*/
754 u8 remote_link_down_reason;
755 /* Error events that will cause a port bounce. */
756 u32 port_error_action;
757 struct work_struct linkstate_active_work;
758 /* Does this port need to prescan for FECNs */
762 typedef int (*rhf_rcv_function_ptr)(struct hfi1_packet *packet);
764 typedef void (*opcode_handler)(struct hfi1_packet *packet);
766 /* return values for the RHF receive functions */
767 #define RHF_RCV_CONTINUE 0 /* keep going */
768 #define RHF_RCV_DONE 1 /* stop, this packet processed */
769 #define RHF_RCV_REPROCESS 2 /* stop. retain this packet */
771 struct rcv_array_data {
779 struct send_context *sc;
782 /* 16 to directly index */
783 #define PER_VL_SEND_CONTEXTS 16
785 struct err_info_rcvport {
791 struct err_info_constraint {
798 unsigned int curr; /* current temperature */
799 unsigned int lo_lim; /* low temperature limit */
800 unsigned int hi_lim; /* high temperature limit */
801 unsigned int crit_lim; /* critical temperature limit */
802 u8 triggers; /* temperature triggers */
805 struct hfi1_i2c_bus {
806 struct hfi1_devdata *controlling_dd; /* current controlling device */
807 struct i2c_adapter adapter; /* bus details */
808 struct i2c_algo_bit_data algo; /* bus algorithm details */
809 int num; /* bus number, 0 or 1 */
812 /* common data between shared ASIC HFIs */
813 struct hfi1_asic_data {
814 struct hfi1_devdata *dds[2]; /* back pointers */
815 struct mutex asic_resource_mutex;
816 struct hfi1_i2c_bus *i2c_bus0;
817 struct hfi1_i2c_bus *i2c_bus1;
820 /* device data struct now contains only "general per-device" info.
821 * fields related to a physical IB port are in a hfi1_pportdata struct.
826 #define BOARD_VERS_MAX 96 /* how long the version string can be */
827 #define SERIAL_MAX 16 /* length of the serial number */
829 typedef int (*send_routine)(struct rvt_qp *, struct hfi1_pkt_state *, u64);
830 struct hfi1_devdata {
831 struct hfi1_ibdev verbs_dev; /* must be first */
832 struct list_head list;
833 /* pointers to related structs for this device */
834 /* pci access data structure */
835 struct pci_dev *pcidev;
836 struct cdev user_cdev;
837 struct cdev diag_cdev;
839 struct device *user_device;
840 struct device *diag_device;
841 struct device *ui_device;
843 /* mem-mapped pointer to base of chip regs */
844 u8 __iomem *kregbase;
845 /* end of mem-mapped chip space excluding sendbuf and user regs */
847 /* physical address of chip for io_remap, etc. */
848 resource_size_t physaddr;
849 /* receive context data */
850 struct hfi1_ctxtdata **rcd;
851 /* send context data */
852 struct send_context_info *send_contexts;
853 /* map hardware send contexts to software index */
855 /* spinlock for allocating and releasing send context resources */
857 /* Per VL data. Enough for all VLs but not all elements are set/used. */
858 struct per_vl_data vld[PER_VL_SEND_CONTEXTS];
859 /* lock for pio_map */
860 spinlock_t pio_map_lock;
861 /* array of kernel send contexts */
862 struct send_context **kernel_send_context;
863 /* array of vl maps */
864 struct pio_vl_map __rcu *pio_map;
865 /* seqlock for sc2vl */
866 seqlock_t sc2vl_lock;
868 /* Send Context initialization lock. */
869 spinlock_t sc_init_lock;
871 /* fields common to all SDMA engines */
873 /* default flags to last descriptor */
875 volatile __le64 *sdma_heads_dma; /* DMA'ed by chip */
876 dma_addr_t sdma_heads_phys;
877 void *sdma_pad_dma; /* DMA'ed by chip */
878 dma_addr_t sdma_pad_phys;
879 /* for deallocation */
880 size_t sdma_heads_size;
881 /* number from the chip */
882 u32 chip_sdma_engines;
885 /* lock for sdma_map */
886 spinlock_t sde_map_lock;
887 /* array of engines sized by num_sdma */
888 struct sdma_engine *per_sdma;
889 /* array of vl maps */
890 struct sdma_vl_map __rcu *sdma_map;
891 /* SPC freeze waitqueue and variable */
892 wait_queue_head_t sdma_unfreeze_wq;
893 atomic_t sdma_unfreeze_count;
895 /* common data between shared ASIC HFIs in this OS */
896 struct hfi1_asic_data *asic_data;
898 /* hfi1_pportdata, points to array of (physical) port-specific
899 * data structs, indexed by pidx (0..n-1)
901 struct hfi1_pportdata *pport;
903 /* mem-mapped pointer to base of PIO buffers */
904 void __iomem *piobase;
906 * write-combining mem-mapped pointer to base of RcvArray
909 void __iomem *rcvarray_wc;
911 * credit return base - a per-NUMA range of DMA address that
912 * the chip will use to update the per-context free counter
914 struct credit_return_base *cr_base;
916 /* send context numbers and sizes for each type */
917 struct sc_config_sizes sc_sizes[SC_MAX];
919 u32 lcb_access_count; /* count of LCB users */
921 char *boardname; /* human readable board info */
923 /* device (not port) flags, basically device capabilities */
930 /* percpu int_counter */
931 u64 __percpu *int_counter;
932 u64 __percpu *rcv_limit;
933 u64 __percpu *send_schedule;
934 /* number of receive contexts in use by the driver */
935 u32 num_rcv_contexts;
936 /* number of pio send contexts in use by the driver */
937 u32 num_send_contexts;
939 * number of ctxts available for PSM open
942 /* total number of available user/PSM contexts */
943 u32 num_user_contexts;
944 /* base receive interrupt timeout, in CSR units */
945 u32 rcv_intr_timeout_csr;
947 u64 __iomem *egrtidbase;
948 spinlock_t sendctrl_lock; /* protect changes to SendCtrl */
949 spinlock_t rcvctrl_lock; /* protect changes to RcvCtrl */
950 /* around rcd and (user ctxts) ctxt_cnt use (intr vs free) */
951 spinlock_t uctxt_lock; /* rcd and user context changes */
952 /* exclusive access to 8051 */
953 spinlock_t dc8051_lock;
954 /* exclusive access to 8051 memory */
955 spinlock_t dc8051_memlock;
956 int dc8051_timed_out; /* remember if the 8051 timed out */
958 * A page that will hold event notification bitmaps for all
959 * contexts. This page will be mapped into all processes.
961 unsigned long *events;
963 * per unit status, see also portdata statusp
964 * mapped read-only into user processes so they can get unit and
965 * IB link status cheaply
967 struct hfi1_status *status;
968 u32 freezelen; /* max length of freezemsg */
970 /* revision register shadow */
972 /* Base GUID for device (network order) */
975 /* these are the "32 bit" regs */
977 /* value we put in kr_rcvhdrsize */
979 /* number of receive contexts the chip supports */
980 u32 chip_rcv_contexts;
981 /* number of receive array entries */
982 u32 chip_rcv_array_count;
983 /* number of PIO send contexts the chip supports */
984 u32 chip_send_contexts;
985 /* number of bytes in the PIO memory buffer */
986 u32 chip_pio_mem_size;
987 /* number of bytes in the SDMA memory buffer */
988 u32 chip_sdma_mem_size;
990 /* size of each rcvegrbuffer */
993 u16 rcvegrbufsize_shift;
994 /* both sides of the PCIe link are gen3 capable */
995 u8 link_gen3_capable;
996 /* localbus width (1, 2,4,8,16,32) from config space */
998 /* localbus speed in MHz */
1000 int unit; /* unit # of this chip */
1001 int node; /* home node of this chip */
1003 /* save these PCI fields to restore after a reset */
1016 * ASCII serial number, from flash, large enough for original
1017 * all digit strings, and longer serial number format
1019 u8 serial[SERIAL_MAX];
1020 /* human readable board version */
1021 u8 boardversion[BOARD_VERS_MAX];
1022 u8 lbus_info[32]; /* human readable localbus info */
1023 /* chip major rev, from CceRevision */
1025 /* chip minor rev, from CceRevision */
1029 /* implementation code */
1031 /* default link down value (poll/sleep) */
1033 /* vAU of this device */
1035 /* vCU of this device */
1037 /* link credits of this device */
1039 /* initial vl15 credits to use */
1042 /* Misc small ints */
1043 /* Number of physical ports available */
1045 /* Lowest context number which can be used by user processes */
1051 u16 rhf_offset; /* offset of RHF within receive header entry */
1052 u16 irev; /* implementation revision */
1053 u16 dc8051_ver; /* 8051 firmware version */
1055 struct platform_config platform_config;
1056 struct platform_config_cache pcfg_cache;
1058 struct diag_client *diag_client;
1059 spinlock_t hfi1_diag_trans_lock; /* protect diag observer ops */
1061 u8 psxmitwait_supported;
1062 /* cycle length of PS* counters in HW (in picoseconds) */
1063 u16 psxmitwait_check_rate;
1064 /* high volume overflow errors deferred to tasklet */
1065 struct tasklet_struct error_tasklet;
1067 /* MSI-X information */
1068 struct hfi1_msix_entry *msix_entries;
1069 u32 num_msix_entries;
1071 /* INTx information */
1072 u32 requested_intx_irq; /* did we request one? */
1073 char intx_name[MAX_NAME_SIZE]; /* INTx name */
1075 /* general interrupt: mask of handled interrupts */
1076 u64 gi_mask[CCE_NUM_INT_CSRS];
1078 struct rcv_array_data rcv_entries;
1081 * 64 bit synthetic counters
1083 struct timer_list synth_stats_timer;
1089 size_t cntrnameslen;
1095 * remembered values for synthetic counters
1104 char *portcntrnames;
1105 size_t portcntrnameslen;
1107 struct hfi1_snoop_data hfi1_snoop;
1109 struct err_info_rcvport err_info_rcvport;
1110 struct err_info_constraint err_info_rcv_constraint;
1111 struct err_info_constraint err_info_xmit_constraint;
1112 u8 err_info_uncorrectable;
1113 u8 err_info_fmconfig;
1115 atomic_t drop_packet;
1119 * Software counters for the status bits defined by the
1120 * associated error status registers
1122 u64 cce_err_status_cnt[NUM_CCE_ERR_STATUS_COUNTERS];
1123 u64 rcv_err_status_cnt[NUM_RCV_ERR_STATUS_COUNTERS];
1124 u64 misc_err_status_cnt[NUM_MISC_ERR_STATUS_COUNTERS];
1125 u64 send_pio_err_status_cnt[NUM_SEND_PIO_ERR_STATUS_COUNTERS];
1126 u64 send_dma_err_status_cnt[NUM_SEND_DMA_ERR_STATUS_COUNTERS];
1127 u64 send_egress_err_status_cnt[NUM_SEND_EGRESS_ERR_STATUS_COUNTERS];
1128 u64 send_err_status_cnt[NUM_SEND_ERR_STATUS_COUNTERS];
1130 /* Software counter that spans all contexts */
1131 u64 sw_ctxt_err_status_cnt[NUM_SEND_CTXT_ERR_STATUS_COUNTERS];
1132 /* Software counter that spans all DMA engines */
1133 u64 sw_send_dma_eng_err_status_cnt[
1134 NUM_SEND_DMA_ENG_ERR_STATUS_COUNTERS];
1135 /* Software counter that aggregates all cce_err_status errors */
1136 u64 sw_cce_err_status_aggregate;
1137 /* Software counter that aggregates all bypass packet rcv errors */
1138 u64 sw_rcv_bypass_packet_errors;
1139 /* receive interrupt functions */
1140 rhf_rcv_function_ptr *rhf_rcv_function_map;
1141 rhf_rcv_function_ptr normal_rhf_rcv_functions[8];
1144 * Handlers for outgoing data so that snoop/capture does not
1145 * have to have its hooks in the send path
1147 send_routine process_pio_send;
1148 send_routine process_dma_send;
1149 void (*pio_inline_send)(struct hfi1_devdata *dd, struct pio_buf *pbuf,
1150 u64 pbc, const void *from, size_t count);
1152 /* OUI comes from the HW. Used everywhere as 3 separate bytes. */
1156 /* Timer and counter used to detect RcvBufOvflCnt changes */
1157 struct timer_list rcverr_timer;
1160 wait_queue_head_t event_queue;
1162 /* Save the enabled LCB error bits */
1166 /* receive context tail dummy address */
1167 __le64 *rcvhdrtail_dummy_kvaddr;
1168 dma_addr_t rcvhdrtail_dummy_physaddr;
1170 bool eprom_available; /* true if EPROM is available for this device */
1171 bool aspm_supported; /* Does HW support ASPM */
1172 bool aspm_enabled; /* ASPM state: enabled/disabled */
1173 /* Serialize ASPM enable/disable between multiple verbs contexts */
1174 spinlock_t aspm_lock;
1175 /* Number of verbs contexts which have disabled ASPM */
1176 atomic_t aspm_disabled_cnt;
1178 struct hfi1_affinity *affinity;
1179 struct kobject kobj;
1182 /* 8051 firmware version helper */
1183 #define dc8051_ver(a, b) ((a) << 8 | (b))
1185 /* f_put_tid types */
1186 #define PT_EXPECTED 0
1188 #define PT_INVALID 2
1193 /* Private data for file operations */
1194 struct hfi1_filedata {
1195 struct hfi1_ctxtdata *uctxt;
1197 struct hfi1_user_sdma_comp_q *cq;
1198 struct hfi1_user_sdma_pkt_q *pq;
1199 /* for cpu affinity; -1 if none */
1202 struct rb_root tid_rb_root;
1203 struct tid_rb_node **entry_to_rb;
1204 spinlock_t tid_lock; /* protect tid_[limit,used] counters */
1208 u32 invalid_tid_idx;
1209 /* protect invalid_tids array and invalid_tid_idx */
1210 spinlock_t invalid_lock;
1213 extern struct list_head hfi1_dev_list;
1214 extern spinlock_t hfi1_devs_lock;
1215 struct hfi1_devdata *hfi1_lookup(int unit);
1216 extern u32 hfi1_cpulist_count;
1217 extern unsigned long *hfi1_cpulist;
1219 extern unsigned int snoop_drop_send;
1220 extern unsigned int snoop_force_capture;
1221 int hfi1_init(struct hfi1_devdata *, int);
1222 int hfi1_count_units(int *npresentp, int *nupp);
1223 int hfi1_count_active_units(void);
1225 int hfi1_diag_add(struct hfi1_devdata *);
1226 void hfi1_diag_remove(struct hfi1_devdata *);
1227 void handle_linkup_change(struct hfi1_devdata *dd, u32 linkup);
1229 void handle_user_interrupt(struct hfi1_ctxtdata *rcd);
1231 int hfi1_create_rcvhdrq(struct hfi1_devdata *, struct hfi1_ctxtdata *);
1232 int hfi1_setup_eagerbufs(struct hfi1_ctxtdata *);
1233 int hfi1_create_ctxts(struct hfi1_devdata *dd);
1234 struct hfi1_ctxtdata *hfi1_create_ctxtdata(struct hfi1_pportdata *, u32, int);
1235 void hfi1_init_pportdata(struct pci_dev *, struct hfi1_pportdata *,
1236 struct hfi1_devdata *, u8, u8);
1237 void hfi1_free_ctxtdata(struct hfi1_devdata *, struct hfi1_ctxtdata *);
1239 int handle_receive_interrupt(struct hfi1_ctxtdata *, int);
1240 int handle_receive_interrupt_nodma_rtail(struct hfi1_ctxtdata *, int);
1241 int handle_receive_interrupt_dma_rtail(struct hfi1_ctxtdata *, int);
1242 void set_all_slowpath(struct hfi1_devdata *dd);
1244 extern const struct pci_device_id hfi1_pci_tbl[];
1246 /* receive packet handler dispositions */
1247 #define RCV_PKT_OK 0x0 /* keep going */
1248 #define RCV_PKT_LIMIT 0x1 /* stop, hit limit, start thread */
1249 #define RCV_PKT_DONE 0x2 /* stop, no more packets detected */
1251 /* calculate the current RHF address */
1252 static inline __le32 *get_rhf_addr(struct hfi1_ctxtdata *rcd)
1254 return (__le32 *)rcd->rcvhdrq + rcd->head + rcd->dd->rhf_offset;
1257 int hfi1_reset_device(int);
1259 /* return the driver's idea of the logical OPA port state */
1260 static inline u32 driver_lstate(struct hfi1_pportdata *ppd)
1262 return ppd->lstate; /* use the cached value */
1265 void receive_interrupt_work(struct work_struct *work);
1267 /* extract service channel from header and rhf */
1268 static inline int hdr2sc(struct hfi1_message_header *hdr, u64 rhf)
1270 return ((be16_to_cpu(hdr->lrh[0]) >> 12) & 0xf) |
1271 ((!!(rhf_dc_info(rhf))) << 4);
1274 static inline u16 generate_jkey(kuid_t uid)
1276 return from_kuid(current_user_ns(), uid) & 0xffff;
1280 * active_egress_rate
1282 * returns the active egress rate in units of [10^6 bits/sec]
1284 static inline u32 active_egress_rate(struct hfi1_pportdata *ppd)
1286 u16 link_speed = ppd->link_speed_active;
1287 u16 link_width = ppd->link_width_active;
1290 if (link_speed == OPA_LINK_SPEED_25G)
1291 egress_rate = 25000;
1292 else /* assume OPA_LINK_SPEED_12_5G */
1293 egress_rate = 12500;
1295 switch (link_width) {
1296 case OPA_LINK_WIDTH_4X:
1299 case OPA_LINK_WIDTH_3X:
1302 case OPA_LINK_WIDTH_2X:
1306 /* assume IB_WIDTH_1X */
1316 * Returns the number of 'fabric clock cycles' to egress a packet
1317 * of length 'len' bytes, at 'rate' Mbit/s. Since the fabric clock
1318 * rate is (approximately) 805 MHz, the units of the returned value
1321 static inline u32 egress_cycles(u32 len, u32 rate)
1328 * (length) [bits] / (rate) [bits/sec]
1329 * ---------------------------------------------------
1330 * fabric_clock_period == 1 /(805 * 10^6) [cycles/sec]
1333 cycles = len * 8; /* bits */
1340 void set_link_ipg(struct hfi1_pportdata *ppd);
1341 void process_becn(struct hfi1_pportdata *ppd, u8 sl, u16 rlid, u32 lqpn,
1342 u32 rqpn, u8 svc_type);
1343 void return_cnp(struct hfi1_ibport *ibp, struct rvt_qp *qp, u32 remote_qpn,
1344 u32 pkey, u32 slid, u32 dlid, u8 sc5,
1345 const struct ib_grh *old_grh);
1346 #define PKEY_CHECK_INVALID -1
1347 int egress_pkey_check(struct hfi1_pportdata *ppd, __be16 *lrh, __be32 *bth,
1348 u8 sc5, int8_t s_pkey_index);
1350 #define PACKET_EGRESS_TIMEOUT 350
1351 static inline void pause_for_credit_return(struct hfi1_devdata *dd)
1353 /* Pause at least 1us, to ensure chip returns all credits */
1354 u32 usec = cclock_to_ns(dd, PACKET_EGRESS_TIMEOUT) / 1000;
1356 udelay(usec ? usec : 1);
1360 * sc_to_vlt() reverse lookup sc to vl
1364 static inline u8 sc_to_vlt(struct hfi1_devdata *dd, u8 sc5)
1369 if (sc5 >= OPA_MAX_SCS)
1373 seq = read_seqbegin(&dd->sc2vl_lock);
1374 rval = *(((u8 *)dd->sc2vl) + sc5);
1375 } while (read_seqretry(&dd->sc2vl_lock, seq));
1380 #define PKEY_MEMBER_MASK 0x8000
1381 #define PKEY_LOW_15_MASK 0x7fff
1384 * ingress_pkey_matches_entry - return 1 if the pkey matches ent (ent
1385 * being an entry from the ingress partition key table), return 0
1386 * otherwise. Use the matching criteria for ingress partition keys
1387 * specified in the OPAv1 spec., section 9.10.14.
1389 static inline int ingress_pkey_matches_entry(u16 pkey, u16 ent)
1391 u16 mkey = pkey & PKEY_LOW_15_MASK;
1392 u16 ment = ent & PKEY_LOW_15_MASK;
1396 * If pkey[15] is clear (limited partition member),
1397 * is bit 15 in the corresponding table element
1398 * clear (limited member)?
1400 if (!(pkey & PKEY_MEMBER_MASK))
1401 return !!(ent & PKEY_MEMBER_MASK);
1408 * ingress_pkey_table_search - search the entire pkey table for
1409 * an entry which matches 'pkey'. return 0 if a match is found,
1412 static int ingress_pkey_table_search(struct hfi1_pportdata *ppd, u16 pkey)
1416 for (i = 0; i < MAX_PKEY_VALUES; i++) {
1417 if (ingress_pkey_matches_entry(pkey, ppd->pkeys[i]))
1424 * ingress_pkey_table_fail - record a failure of ingress pkey validation,
1425 * i.e., increment port_rcv_constraint_errors for the port, and record
1426 * the 'error info' for this failure.
1428 static void ingress_pkey_table_fail(struct hfi1_pportdata *ppd, u16 pkey,
1431 struct hfi1_devdata *dd = ppd->dd;
1433 incr_cntr64(&ppd->port_rcv_constraint_errors);
1434 if (!(dd->err_info_rcv_constraint.status & OPA_EI_STATUS_SMASK)) {
1435 dd->err_info_rcv_constraint.status |= OPA_EI_STATUS_SMASK;
1436 dd->err_info_rcv_constraint.slid = slid;
1437 dd->err_info_rcv_constraint.pkey = pkey;
1442 * ingress_pkey_check - Return 0 if the ingress pkey is valid, return 1
1443 * otherwise. Use the criteria in the OPAv1 spec, section 9.10.14. idx
1444 * is a hint as to the best place in the partition key table to begin
1445 * searching. This function should not be called on the data path because
1446 * of performance reasons. On datapath pkey check is expected to be done
1447 * by HW and rcv_pkey_check function should be called instead.
1449 static inline int ingress_pkey_check(struct hfi1_pportdata *ppd, u16 pkey,
1450 u8 sc5, u8 idx, u16 slid)
1452 if (!(ppd->part_enforce & HFI1_PART_ENFORCE_IN))
1455 /* If SC15, pkey[0:14] must be 0x7fff */
1456 if ((sc5 == 0xf) && ((pkey & PKEY_LOW_15_MASK) != PKEY_LOW_15_MASK))
1459 /* Is the pkey = 0x0, or 0x8000? */
1460 if ((pkey & PKEY_LOW_15_MASK) == 0)
1463 /* The most likely matching pkey has index 'idx' */
1464 if (ingress_pkey_matches_entry(pkey, ppd->pkeys[idx]))
1467 /* no match - try the whole table */
1468 if (!ingress_pkey_table_search(ppd, pkey))
1472 ingress_pkey_table_fail(ppd, pkey, slid);
1477 * rcv_pkey_check - Return 0 if the ingress pkey is valid, return 1
1478 * otherwise. It only ensures pkey is vlid for QP0. This function
1479 * should be called on the data path instead of ingress_pkey_check
1480 * as on data path, pkey check is done by HW (except for QP0).
1482 static inline int rcv_pkey_check(struct hfi1_pportdata *ppd, u16 pkey,
1485 if (!(ppd->part_enforce & HFI1_PART_ENFORCE_IN))
1488 /* If SC15, pkey[0:14] must be 0x7fff */
1489 if ((sc5 == 0xf) && ((pkey & PKEY_LOW_15_MASK) != PKEY_LOW_15_MASK))
1494 ingress_pkey_table_fail(ppd, pkey, slid);
1500 /* MTU enumeration, 256-4k match IB */
1502 #define OPA_MTU_256 1
1503 #define OPA_MTU_512 2
1504 #define OPA_MTU_1024 3
1505 #define OPA_MTU_2048 4
1506 #define OPA_MTU_4096 5
1508 u32 lrh_max_header_bytes(struct hfi1_devdata *dd);
1509 int mtu_to_enum(u32 mtu, int default_if_bad);
1510 u16 enum_to_mtu(int);
1511 static inline int valid_ib_mtu(unsigned int mtu)
1513 return mtu == 256 || mtu == 512 ||
1514 mtu == 1024 || mtu == 2048 ||
1518 static inline int valid_opa_max_mtu(unsigned int mtu)
1520 return mtu >= 2048 &&
1521 (valid_ib_mtu(mtu) || mtu == 8192 || mtu == 10240);
1524 int set_mtu(struct hfi1_pportdata *);
1526 int hfi1_set_lid(struct hfi1_pportdata *, u32, u8);
1527 void hfi1_disable_after_error(struct hfi1_devdata *);
1528 int hfi1_set_uevent_bits(struct hfi1_pportdata *, const int);
1529 int hfi1_rcvbuf_validate(u32, u8, u16 *);
1531 int fm_get_table(struct hfi1_pportdata *, int, void *);
1532 int fm_set_table(struct hfi1_pportdata *, int, void *);
1534 void set_up_vl15(struct hfi1_devdata *dd, u8 vau, u16 vl15buf);
1535 void reset_link_credits(struct hfi1_devdata *dd);
1536 void assign_remote_cm_au_table(struct hfi1_devdata *dd, u8 vcu);
1538 int snoop_recv_handler(struct hfi1_packet *packet);
1539 int snoop_send_dma_handler(struct rvt_qp *qp, struct hfi1_pkt_state *ps,
1541 int snoop_send_pio_handler(struct rvt_qp *qp, struct hfi1_pkt_state *ps,
1543 void snoop_inline_pio_send(struct hfi1_devdata *dd, struct pio_buf *pbuf,
1544 u64 pbc, const void *from, size_t count);
1545 int set_buffer_control(struct hfi1_pportdata *ppd, struct buffer_control *bc);
1547 static inline struct hfi1_devdata *dd_from_ppd(struct hfi1_pportdata *ppd)
1552 static inline struct hfi1_devdata *dd_from_dev(struct hfi1_ibdev *dev)
1554 return container_of(dev, struct hfi1_devdata, verbs_dev);
1557 static inline struct hfi1_devdata *dd_from_ibdev(struct ib_device *ibdev)
1559 return dd_from_dev(to_idev(ibdev));
1562 static inline struct hfi1_pportdata *ppd_from_ibp(struct hfi1_ibport *ibp)
1564 return container_of(ibp, struct hfi1_pportdata, ibport_data);
1567 static inline struct hfi1_ibdev *dev_from_rdi(struct rvt_dev_info *rdi)
1569 return container_of(rdi, struct hfi1_ibdev, rdi);
1572 static inline struct hfi1_ibport *to_iport(struct ib_device *ibdev, u8 port)
1574 struct hfi1_devdata *dd = dd_from_ibdev(ibdev);
1575 unsigned pidx = port - 1; /* IB number port from 1, hdw from 0 */
1577 WARN_ON(pidx >= dd->num_pports);
1578 return &dd->pport[pidx].ibport_data;
1581 void hfi1_process_ecn_slowpath(struct rvt_qp *qp, struct hfi1_packet *pkt,
1583 static inline bool process_ecn(struct rvt_qp *qp, struct hfi1_packet *pkt,
1586 struct hfi1_other_headers *ohdr = pkt->ohdr;
1589 bth1 = be32_to_cpu(ohdr->bth[1]);
1590 if (unlikely(bth1 & (HFI1_BECN_SMASK | HFI1_FECN_SMASK))) {
1591 hfi1_process_ecn_slowpath(qp, pkt, do_cnp);
1592 return bth1 & HFI1_FECN_SMASK;
1598 * Return the indexed PKEY from the port PKEY table.
1600 static inline u16 hfi1_get_pkey(struct hfi1_ibport *ibp, unsigned index)
1602 struct hfi1_pportdata *ppd = ppd_from_ibp(ibp);
1605 if (index >= ARRAY_SIZE(ppd->pkeys))
1608 ret = ppd->pkeys[index];
1614 * Called by readers of cc_state only, must call under rcu_read_lock().
1616 static inline struct cc_state *get_cc_state(struct hfi1_pportdata *ppd)
1618 return rcu_dereference(ppd->cc_state);
1622 * Called by writers of cc_state only, must call under cc_state_lock.
1625 struct cc_state *get_cc_state_protected(struct hfi1_pportdata *ppd)
1627 return rcu_dereference_protected(ppd->cc_state,
1628 lockdep_is_held(&ppd->cc_state_lock));
1632 * values for dd->flags (_device_ related flags)
1634 #define HFI1_INITTED 0x1 /* chip and driver up and initted */
1635 #define HFI1_PRESENT 0x2 /* chip accesses can be done */
1636 #define HFI1_FROZEN 0x4 /* chip in SPC freeze */
1637 #define HFI1_HAS_SDMA_TIMEOUT 0x8
1638 #define HFI1_HAS_SEND_DMA 0x10 /* Supports Send DMA */
1639 #define HFI1_FORCED_FREEZE 0x80 /* driver forced freeze mode */
1641 /* IB dword length mask in PBC (lower 11 bits); same for all chips */
1642 #define HFI1_PBC_LENGTH_MASK ((1 << 11) - 1)
1644 /* ctxt_flag bit offsets */
1645 /* context has been setup */
1646 #define HFI1_CTXT_SETUP_DONE 1
1647 /* waiting for a packet to arrive */
1648 #define HFI1_CTXT_WAITING_RCV 2
1649 /* master has not finished initializing */
1650 #define HFI1_CTXT_MASTER_UNINIT 4
1651 /* waiting for an urgent packet to arrive */
1652 #define HFI1_CTXT_WAITING_URG 5
1654 /* free up any allocated data at closes */
1655 struct hfi1_devdata *hfi1_init_dd(struct pci_dev *,
1656 const struct pci_device_id *);
1657 void hfi1_free_devdata(struct hfi1_devdata *);
1658 void cc_state_reclaim(struct rcu_head *rcu);
1659 struct hfi1_devdata *hfi1_alloc_devdata(struct pci_dev *pdev, size_t extra);
1661 /* LED beaconing functions */
1662 void hfi1_start_led_override(struct hfi1_pportdata *ppd, unsigned int timeon,
1663 unsigned int timeoff);
1664 void shutdown_led_override(struct hfi1_pportdata *ppd);
1666 #define HFI1_CREDIT_RETURN_RATE (100)
1669 * The number of words for the KDETH protocol field. If this is
1670 * larger then the actual field used, then part of the payload
1671 * will be in the header.
1673 * Optimally, we want this sized so that a typical case will
1674 * use full cache lines. The typical local KDETH header would
1685 * For a 64-byte cache line, KDETH would need to be 36 bytes or 9 DWORDS
1687 #define DEFAULT_RCVHDRSIZE 9
1690 * Maximal header byte count:
1701 * We also want to maintain a cache line alignment to assist DMA'ing
1702 * of the header bytes. Round up to a good size.
1704 #define DEFAULT_RCVHDR_ENTSIZE 32
1706 bool hfi1_can_pin_pages(struct hfi1_devdata *, u32, u32);
1707 int hfi1_acquire_user_pages(unsigned long, size_t, bool, struct page **);
1708 void hfi1_release_user_pages(struct mm_struct *, struct page **, size_t, bool);
1710 static inline void clear_rcvhdrtail(const struct hfi1_ctxtdata *rcd)
1712 *((u64 *)rcd->rcvhdrtail_kvaddr) = 0ULL;
1715 static inline u32 get_rcvhdrtail(const struct hfi1_ctxtdata *rcd)
1718 * volatile because it's a DMA target from the chip, routine is
1719 * inlined, and don't want register caching or reordering.
1721 return (u32)le64_to_cpu(*rcd->rcvhdrtail_kvaddr);
1728 extern const char ib_hfi1_version[];
1730 int hfi1_device_create(struct hfi1_devdata *);
1731 void hfi1_device_remove(struct hfi1_devdata *);
1733 int hfi1_create_port_files(struct ib_device *ibdev, u8 port_num,
1734 struct kobject *kobj);
1735 int hfi1_verbs_register_sysfs(struct hfi1_devdata *);
1736 void hfi1_verbs_unregister_sysfs(struct hfi1_devdata *);
1737 /* Hook for sysfs read of QSFP */
1738 int qsfp_dump(struct hfi1_pportdata *ppd, char *buf, int len);
1740 int hfi1_pcie_init(struct pci_dev *, const struct pci_device_id *);
1741 void hfi1_pcie_cleanup(struct pci_dev *);
1742 int hfi1_pcie_ddinit(struct hfi1_devdata *, struct pci_dev *,
1743 const struct pci_device_id *);
1744 void hfi1_pcie_ddcleanup(struct hfi1_devdata *);
1745 void hfi1_pcie_flr(struct hfi1_devdata *);
1746 int pcie_speeds(struct hfi1_devdata *);
1747 void request_msix(struct hfi1_devdata *, u32 *, struct hfi1_msix_entry *);
1748 void hfi1_enable_intx(struct pci_dev *);
1749 void restore_pci_variables(struct hfi1_devdata *dd);
1750 int do_pcie_gen3_transition(struct hfi1_devdata *dd);
1751 int parse_platform_config(struct hfi1_devdata *dd);
1752 int get_platform_config_field(struct hfi1_devdata *dd,
1753 enum platform_config_table_type_encoding
1754 table_type, int table_index, int field_index,
1755 u32 *data, u32 len);
1757 const char *get_unit_name(int unit);
1758 const char *get_card_name(struct rvt_dev_info *rdi);
1759 struct pci_dev *get_pci_dev(struct rvt_dev_info *rdi);
1762 * Flush write combining store buffers (if present) and perform a write
1765 static inline void flush_wc(void)
1767 asm volatile("sfence" : : : "memory");
1770 void handle_eflags(struct hfi1_packet *packet);
1771 int process_receive_ib(struct hfi1_packet *packet);
1772 int process_receive_bypass(struct hfi1_packet *packet);
1773 int process_receive_error(struct hfi1_packet *packet);
1774 int kdeth_process_expected(struct hfi1_packet *packet);
1775 int kdeth_process_eager(struct hfi1_packet *packet);
1776 int process_receive_invalid(struct hfi1_packet *packet);
1778 extern rhf_rcv_function_ptr snoop_rhf_rcv_functions[8];
1780 void update_sge(struct rvt_sge_state *ss, u32 length);
1782 /* global module parameter variables */
1783 extern unsigned int hfi1_max_mtu;
1784 extern unsigned int hfi1_cu;
1785 extern unsigned int user_credit_return_threshold;
1786 extern int num_user_contexts;
1787 extern unsigned n_krcvqs;
1788 extern uint krcvqs[];
1789 extern int krcvqsset;
1790 extern uint kdeth_qp;
1791 extern uint loopback;
1792 extern uint quick_linkup;
1793 extern uint rcv_intr_timeout;
1794 extern uint rcv_intr_count;
1795 extern uint rcv_intr_dynamic;
1796 extern ushort link_crc_mask;
1798 extern struct mutex hfi1_mutex;
1800 /* Number of seconds before our card status check... */
1801 #define STATUS_TIMEOUT 60
1803 #define DRIVER_NAME "hfi1"
1804 #define HFI1_USER_MINOR_BASE 0
1805 #define HFI1_TRACE_MINOR 127
1806 #define HFI1_DIAGPKT_MINOR 128
1807 #define HFI1_DIAG_MINOR_BASE 129
1808 #define HFI1_SNOOP_CAPTURE_BASE 200
1809 #define HFI1_NMINORS 255
1811 #define PCI_VENDOR_ID_INTEL 0x8086
1812 #define PCI_DEVICE_ID_INTEL0 0x24f0
1813 #define PCI_DEVICE_ID_INTEL1 0x24f1
1815 #define HFI1_PKT_USER_SC_INTEGRITY \
1816 (SEND_CTXT_CHECK_ENABLE_DISALLOW_NON_KDETH_PACKETS_SMASK \
1817 | SEND_CTXT_CHECK_ENABLE_DISALLOW_KDETH_PACKETS_SMASK \
1818 | SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_SMASK \
1819 | SEND_CTXT_CHECK_ENABLE_DISALLOW_GRH_SMASK)
1821 #define HFI1_PKT_KERNEL_SC_INTEGRITY \
1822 (SEND_CTXT_CHECK_ENABLE_DISALLOW_KDETH_PACKETS_SMASK)
1824 static inline u64 hfi1_pkt_default_send_ctxt_mask(struct hfi1_devdata *dd,
1827 u64 base_sc_integrity =
1828 SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_SMASK
1829 | SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_SMASK
1830 | SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_SMASK
1831 | SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_SMASK
1832 | SEND_CTXT_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_SMASK
1833 | SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_TEST_SMASK
1834 | SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_SMASK
1835 | SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_SMASK
1836 | SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_IPV6_SMASK
1837 | SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_SMASK
1838 | SEND_CTXT_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_SMASK
1839 | SEND_CTXT_CHECK_ENABLE_CHECK_VL_MAPPING_SMASK
1840 | SEND_CTXT_CHECK_ENABLE_CHECK_OPCODE_SMASK
1841 | SEND_CTXT_CHECK_ENABLE_CHECK_SLID_SMASK
1842 | SEND_CTXT_CHECK_ENABLE_CHECK_JOB_KEY_SMASK
1843 | SEND_CTXT_CHECK_ENABLE_CHECK_VL_SMASK
1844 | SEND_CTXT_CHECK_ENABLE_CHECK_ENABLE_SMASK;
1846 if (ctxt_type == SC_USER)
1847 base_sc_integrity |= HFI1_PKT_USER_SC_INTEGRITY;
1849 base_sc_integrity |= HFI1_PKT_KERNEL_SC_INTEGRITY;
1852 /* turn off send-side job key checks - A0 */
1853 return base_sc_integrity &
1854 ~SEND_CTXT_CHECK_ENABLE_CHECK_JOB_KEY_SMASK;
1855 return base_sc_integrity;
1858 static inline u64 hfi1_pkt_base_sdma_integrity(struct hfi1_devdata *dd)
1860 u64 base_sdma_integrity =
1861 SEND_DMA_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_SMASK
1862 | SEND_DMA_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_SMASK
1863 | SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_SMASK
1864 | SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_SMASK
1865 | SEND_DMA_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_SMASK
1866 | SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_SMASK
1867 | SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_SMASK
1868 | SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_IPV6_SMASK
1869 | SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_SMASK
1870 | SEND_DMA_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_SMASK
1871 | SEND_DMA_CHECK_ENABLE_CHECK_VL_MAPPING_SMASK
1872 | SEND_DMA_CHECK_ENABLE_CHECK_OPCODE_SMASK
1873 | SEND_DMA_CHECK_ENABLE_CHECK_SLID_SMASK
1874 | SEND_DMA_CHECK_ENABLE_CHECK_JOB_KEY_SMASK
1875 | SEND_DMA_CHECK_ENABLE_CHECK_VL_SMASK
1876 | SEND_DMA_CHECK_ENABLE_CHECK_ENABLE_SMASK;
1879 /* turn off send-side job key checks - A0 */
1880 return base_sdma_integrity &
1881 ~SEND_DMA_CHECK_ENABLE_CHECK_JOB_KEY_SMASK;
1882 return base_sdma_integrity;
1886 * hfi1_early_err is used (only!) to print early errors before devdata is
1887 * allocated, or when dd->pcidev may not be valid, and at the tail end of
1888 * cleanup when devdata may have been freed, etc. hfi1_dev_porterr is
1889 * the same as dd_dev_err, but is used when the message really needs
1890 * the IB port# to be definitive as to what's happening..
1892 #define hfi1_early_err(dev, fmt, ...) \
1893 dev_err(dev, fmt, ##__VA_ARGS__)
1895 #define hfi1_early_info(dev, fmt, ...) \
1896 dev_info(dev, fmt, ##__VA_ARGS__)
1898 #define dd_dev_emerg(dd, fmt, ...) \
1899 dev_emerg(&(dd)->pcidev->dev, "%s: " fmt, \
1900 get_unit_name((dd)->unit), ##__VA_ARGS__)
1901 #define dd_dev_err(dd, fmt, ...) \
1902 dev_err(&(dd)->pcidev->dev, "%s: " fmt, \
1903 get_unit_name((dd)->unit), ##__VA_ARGS__)
1904 #define dd_dev_warn(dd, fmt, ...) \
1905 dev_warn(&(dd)->pcidev->dev, "%s: " fmt, \
1906 get_unit_name((dd)->unit), ##__VA_ARGS__)
1908 #define dd_dev_warn_ratelimited(dd, fmt, ...) \
1909 dev_warn_ratelimited(&(dd)->pcidev->dev, "%s: " fmt, \
1910 get_unit_name((dd)->unit), ##__VA_ARGS__)
1912 #define dd_dev_info(dd, fmt, ...) \
1913 dev_info(&(dd)->pcidev->dev, "%s: " fmt, \
1914 get_unit_name((dd)->unit), ##__VA_ARGS__)
1916 #define dd_dev_dbg(dd, fmt, ...) \
1917 dev_dbg(&(dd)->pcidev->dev, "%s: " fmt, \
1918 get_unit_name((dd)->unit), ##__VA_ARGS__)
1920 #define hfi1_dev_porterr(dd, port, fmt, ...) \
1921 dev_err(&(dd)->pcidev->dev, "%s: port %u: " fmt, \
1922 get_unit_name((dd)->unit), (port), ##__VA_ARGS__)
1925 * this is used for formatting hw error messages...
1927 struct hfi1_hwerror_msgs {
1934 void hfi1_format_hwerrors(u64 hwerrs,
1935 const struct hfi1_hwerror_msgs *hwerrmsgs,
1936 size_t nhwerrmsgs, char *msg, size_t lmsg);
1938 #define USER_OPCODE_CHECK_VAL 0xC0
1939 #define USER_OPCODE_CHECK_MASK 0xC0
1940 #define OPCODE_CHECK_VAL_DISABLED 0x0
1941 #define OPCODE_CHECK_MASK_DISABLED 0x0
1943 static inline void hfi1_reset_cpu_counters(struct hfi1_devdata *dd)
1945 struct hfi1_pportdata *ppd;
1948 dd->z_int_counter = get_all_cpu_total(dd->int_counter);
1949 dd->z_rcv_limit = get_all_cpu_total(dd->rcv_limit);
1950 dd->z_send_schedule = get_all_cpu_total(dd->send_schedule);
1952 ppd = (struct hfi1_pportdata *)(dd + 1);
1953 for (i = 0; i < dd->num_pports; i++, ppd++) {
1954 ppd->ibport_data.rvp.z_rc_acks =
1955 get_all_cpu_total(ppd->ibport_data.rvp.rc_acks);
1956 ppd->ibport_data.rvp.z_rc_qacks =
1957 get_all_cpu_total(ppd->ibport_data.rvp.rc_qacks);
1961 /* Control LED state */
1962 static inline void setextled(struct hfi1_devdata *dd, u32 on)
1965 write_csr(dd, DCC_CFG_LED_CNTRL, 0x1F);
1967 write_csr(dd, DCC_CFG_LED_CNTRL, 0x10);
1970 /* return the i2c resource given the target */
1971 static inline u32 i2c_target(u32 target)
1973 return target ? CR_I2C2 : CR_I2C1;
1976 /* return the i2c chain chip resource that this HFI uses for QSFP */
1977 static inline u32 qsfp_resource(struct hfi1_devdata *dd)
1979 return i2c_target(dd->hfi1_id);
1982 int hfi1_tempsense_rd(struct hfi1_devdata *dd, struct hfi1_temp *temp);
1984 #define DD_DEV_ENTRY(dd) __string(dev, dev_name(&(dd)->pcidev->dev))
1985 #define DD_DEV_ASSIGN(dd) __assign_str(dev, dev_name(&(dd)->pcidev->dev))
1987 #define packettype_name(etype) { RHF_RCV_TYPE_##etype, #etype }
1988 #define show_packettype(etype) \
1989 __print_symbolic(etype, \
1990 packettype_name(EXPECTED), \
1991 packettype_name(EAGER), \
1992 packettype_name(IB), \
1993 packettype_name(ERROR), \
1994 packettype_name(BYPASS))
1996 #define ib_opcode_name(opcode) { IB_OPCODE_##opcode, #opcode }
1997 #define show_ib_opcode(opcode) \
1998 __print_symbolic(opcode, \
1999 ib_opcode_name(RC_SEND_FIRST), \
2000 ib_opcode_name(RC_SEND_MIDDLE), \
2001 ib_opcode_name(RC_SEND_LAST), \
2002 ib_opcode_name(RC_SEND_LAST_WITH_IMMEDIATE), \
2003 ib_opcode_name(RC_SEND_ONLY), \
2004 ib_opcode_name(RC_SEND_ONLY_WITH_IMMEDIATE), \
2005 ib_opcode_name(RC_RDMA_WRITE_FIRST), \
2006 ib_opcode_name(RC_RDMA_WRITE_MIDDLE), \
2007 ib_opcode_name(RC_RDMA_WRITE_LAST), \
2008 ib_opcode_name(RC_RDMA_WRITE_LAST_WITH_IMMEDIATE), \
2009 ib_opcode_name(RC_RDMA_WRITE_ONLY), \
2010 ib_opcode_name(RC_RDMA_WRITE_ONLY_WITH_IMMEDIATE), \
2011 ib_opcode_name(RC_RDMA_READ_REQUEST), \
2012 ib_opcode_name(RC_RDMA_READ_RESPONSE_FIRST), \
2013 ib_opcode_name(RC_RDMA_READ_RESPONSE_MIDDLE), \
2014 ib_opcode_name(RC_RDMA_READ_RESPONSE_LAST), \
2015 ib_opcode_name(RC_RDMA_READ_RESPONSE_ONLY), \
2016 ib_opcode_name(RC_ACKNOWLEDGE), \
2017 ib_opcode_name(RC_ATOMIC_ACKNOWLEDGE), \
2018 ib_opcode_name(RC_COMPARE_SWAP), \
2019 ib_opcode_name(RC_FETCH_ADD), \
2020 ib_opcode_name(UC_SEND_FIRST), \
2021 ib_opcode_name(UC_SEND_MIDDLE), \
2022 ib_opcode_name(UC_SEND_LAST), \
2023 ib_opcode_name(UC_SEND_LAST_WITH_IMMEDIATE), \
2024 ib_opcode_name(UC_SEND_ONLY), \
2025 ib_opcode_name(UC_SEND_ONLY_WITH_IMMEDIATE), \
2026 ib_opcode_name(UC_RDMA_WRITE_FIRST), \
2027 ib_opcode_name(UC_RDMA_WRITE_MIDDLE), \
2028 ib_opcode_name(UC_RDMA_WRITE_LAST), \
2029 ib_opcode_name(UC_RDMA_WRITE_LAST_WITH_IMMEDIATE), \
2030 ib_opcode_name(UC_RDMA_WRITE_ONLY), \
2031 ib_opcode_name(UC_RDMA_WRITE_ONLY_WITH_IMMEDIATE), \
2032 ib_opcode_name(UD_SEND_ONLY), \
2033 ib_opcode_name(UD_SEND_ONLY_WITH_IMMEDIATE), \
2034 ib_opcode_name(CNP))
2035 #endif /* _HFI1_KERNEL_H */