2 * PMC-Sierra PM8001/8081/8088/8089 SAS/SATA based host adapters driver
4 * Copyright (c) 2008-2009 USI Co., Ltd.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions, and the following disclaimer,
12 * without modification.
13 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
14 * substantially similar to the "NO WARRANTY" disclaimer below
15 * ("Disclaimer") and any redistribution must be conditioned upon
16 * including a substantially similar Disclaimer requirement for further
17 * binary redistribution.
18 * 3. Neither the names of the above-listed copyright holders nor the names
19 * of any contributors may be used to endorse or promote products derived
20 * from this software without specific prior written permission.
22 * Alternatively, this software may be distributed under the terms of the
23 * GNU General Public License ("GPL") version 2 as published by the Free
24 * Software Foundation.
27 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
30 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
31 * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
32 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
33 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
34 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
35 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
36 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
37 * POSSIBILITY OF SUCH DAMAGES.
41 #include <linux/slab.h>
42 #include "pm8001_sas.h"
43 #include "pm8001_chips.h"
45 static struct scsi_transport_template *pm8001_stt;
48 * chip info structure to identify chip key functionality as
49 * encryption available/not, no of ports, hw specific function ref
51 static const struct pm8001_chip_info pm8001_chips[] = {
52 [chip_8001] = {0, 8, &pm8001_8001_dispatch,},
53 [chip_8008] = {0, 8, &pm8001_80xx_dispatch,},
54 [chip_8009] = {1, 8, &pm8001_80xx_dispatch,},
55 [chip_8018] = {0, 16, &pm8001_80xx_dispatch,},
56 [chip_8019] = {1, 16, &pm8001_80xx_dispatch,},
57 [chip_8074] = {0, 8, &pm8001_80xx_dispatch,},
58 [chip_8076] = {0, 16, &pm8001_80xx_dispatch,},
59 [chip_8077] = {0, 16, &pm8001_80xx_dispatch,},
65 struct workqueue_struct *pm8001_wq;
68 * The main structure which LLDD must register for scsi core.
70 static struct scsi_host_template pm8001_sht = {
71 .module = THIS_MODULE,
73 .queuecommand = sas_queuecommand,
74 .target_alloc = sas_target_alloc,
75 .slave_configure = sas_slave_configure,
76 .scan_finished = pm8001_scan_finished,
77 .scan_start = pm8001_scan_start,
78 .change_queue_depth = sas_change_queue_depth,
79 .change_queue_type = sas_change_queue_type,
80 .bios_param = sas_bios_param,
84 .sg_tablesize = SG_ALL,
85 .max_sectors = SCSI_DEFAULT_MAX_SECTORS,
86 .use_clustering = ENABLE_CLUSTERING,
87 .eh_device_reset_handler = sas_eh_device_reset_handler,
88 .eh_bus_reset_handler = sas_eh_bus_reset_handler,
89 .target_destroy = sas_target_destroy,
91 .shost_attrs = pm8001_host_attrs,
95 * Sas layer call this function to execute specific task.
97 static struct sas_domain_function_template pm8001_transport_ops = {
98 .lldd_dev_found = pm8001_dev_found,
99 .lldd_dev_gone = pm8001_dev_gone,
101 .lldd_execute_task = pm8001_queue_command,
102 .lldd_control_phy = pm8001_phy_control,
104 .lldd_abort_task = pm8001_abort_task,
105 .lldd_abort_task_set = pm8001_abort_task_set,
106 .lldd_clear_aca = pm8001_clear_aca,
107 .lldd_clear_task_set = pm8001_clear_task_set,
108 .lldd_I_T_nexus_reset = pm8001_I_T_nexus_reset,
109 .lldd_lu_reset = pm8001_lu_reset,
110 .lldd_query_task = pm8001_query_task,
114 *pm8001_phy_init - initiate our adapter phys
115 *@pm8001_ha: our hba structure.
118 static void pm8001_phy_init(struct pm8001_hba_info *pm8001_ha, int phy_id)
120 struct pm8001_phy *phy = &pm8001_ha->phy[phy_id];
121 struct asd_sas_phy *sas_phy = &phy->sas_phy;
123 phy->pm8001_ha = pm8001_ha;
124 sas_phy->enabled = (phy_id < pm8001_ha->chip->n_phy) ? 1 : 0;
125 sas_phy->class = SAS;
126 sas_phy->iproto = SAS_PROTOCOL_ALL;
128 sas_phy->type = PHY_TYPE_PHYSICAL;
129 sas_phy->role = PHY_ROLE_INITIATOR;
130 sas_phy->oob_mode = OOB_NOT_CONNECTED;
131 sas_phy->linkrate = SAS_LINK_RATE_UNKNOWN;
132 sas_phy->id = phy_id;
133 sas_phy->sas_addr = &pm8001_ha->sas_addr[0];
134 sas_phy->frame_rcvd = &phy->frame_rcvd[0];
135 sas_phy->ha = (struct sas_ha_struct *)pm8001_ha->shost->hostdata;
136 sas_phy->lldd_phy = phy;
140 *pm8001_free - free hba
141 *@pm8001_ha: our hba structure.
144 static void pm8001_free(struct pm8001_hba_info *pm8001_ha)
151 for (i = 0; i < USI_MAX_MEMCNT; i++) {
152 if (pm8001_ha->memoryMap.region[i].virt_ptr != NULL) {
153 pci_free_consistent(pm8001_ha->pdev,
154 (pm8001_ha->memoryMap.region[i].total_len +
155 pm8001_ha->memoryMap.region[i].alignment),
156 pm8001_ha->memoryMap.region[i].virt_ptr,
157 pm8001_ha->memoryMap.region[i].phys_addr);
160 PM8001_CHIP_DISP->chip_iounmap(pm8001_ha);
161 if (pm8001_ha->shost)
162 scsi_host_put(pm8001_ha->shost);
163 flush_workqueue(pm8001_wq);
164 kfree(pm8001_ha->tags);
168 #ifdef PM8001_USE_TASKLET
171 * tasklet for 64 msi-x interrupt handler
172 * @opaque: the passed general host adapter struct
173 * Note: pm8001_tasklet is common for pm8001 & pm80xx
175 static void pm8001_tasklet(unsigned long opaque)
177 struct pm8001_hba_info *pm8001_ha;
178 struct isr_param *irq_vector;
180 irq_vector = (struct isr_param *)opaque;
181 pm8001_ha = irq_vector->drv_inst;
182 if (unlikely(!pm8001_ha))
184 PM8001_CHIP_DISP->isr(pm8001_ha, irq_vector->irq_id);
189 * pm8001_interrupt_handler_msix - main MSIX interrupt handler.
190 * It obtains the vector number and calls the equivalent bottom
191 * half or services directly.
192 * @opaque: the passed outbound queue/vector. Host structure is
193 * retrieved from the same.
195 static irqreturn_t pm8001_interrupt_handler_msix(int irq, void *opaque)
197 struct isr_param *irq_vector;
198 struct pm8001_hba_info *pm8001_ha;
199 irqreturn_t ret = IRQ_HANDLED;
200 irq_vector = (struct isr_param *)opaque;
201 pm8001_ha = irq_vector->drv_inst;
203 if (unlikely(!pm8001_ha))
205 if (!PM8001_CHIP_DISP->is_our_interupt(pm8001_ha))
207 #ifdef PM8001_USE_TASKLET
208 tasklet_schedule(&pm8001_ha->tasklet[irq_vector->irq_id]);
210 ret = PM8001_CHIP_DISP->isr(pm8001_ha, irq_vector->irq_id);
216 * pm8001_interrupt_handler_intx - main INTx interrupt handler.
217 * @dev_id: sas_ha structure. The HBA is retrieved from sas_has structure.
220 static irqreturn_t pm8001_interrupt_handler_intx(int irq, void *dev_id)
222 struct pm8001_hba_info *pm8001_ha;
223 irqreturn_t ret = IRQ_HANDLED;
224 struct sas_ha_struct *sha = dev_id;
225 pm8001_ha = sha->lldd_ha;
226 if (unlikely(!pm8001_ha))
228 if (!PM8001_CHIP_DISP->is_our_interupt(pm8001_ha))
231 #ifdef PM8001_USE_TASKLET
232 tasklet_schedule(&pm8001_ha->tasklet[0]);
234 ret = PM8001_CHIP_DISP->isr(pm8001_ha, 0);
240 * pm8001_alloc - initiate our hba structure and 6 DMAs area.
241 * @pm8001_ha:our hba structure.
244 static int pm8001_alloc(struct pm8001_hba_info *pm8001_ha,
245 const struct pci_device_id *ent)
248 spin_lock_init(&pm8001_ha->lock);
249 spin_lock_init(&pm8001_ha->bitmap_lock);
250 PM8001_INIT_DBG(pm8001_ha,
251 pm8001_printk("pm8001_alloc: PHY:%x\n",
252 pm8001_ha->chip->n_phy));
253 for (i = 0; i < pm8001_ha->chip->n_phy; i++) {
254 pm8001_phy_init(pm8001_ha, i);
255 pm8001_ha->port[i].wide_port_phymap = 0;
256 pm8001_ha->port[i].port_attached = 0;
257 pm8001_ha->port[i].port_state = 0;
258 INIT_LIST_HEAD(&pm8001_ha->port[i].list);
261 pm8001_ha->tags = kzalloc(PM8001_MAX_CCB, GFP_KERNEL);
262 if (!pm8001_ha->tags)
264 /* MPI Memory region 1 for AAP Event Log for fw */
265 pm8001_ha->memoryMap.region[AAP1].num_elements = 1;
266 pm8001_ha->memoryMap.region[AAP1].element_size = PM8001_EVENT_LOG_SIZE;
267 pm8001_ha->memoryMap.region[AAP1].total_len = PM8001_EVENT_LOG_SIZE;
268 pm8001_ha->memoryMap.region[AAP1].alignment = 32;
270 /* MPI Memory region 2 for IOP Event Log for fw */
271 pm8001_ha->memoryMap.region[IOP].num_elements = 1;
272 pm8001_ha->memoryMap.region[IOP].element_size = PM8001_EVENT_LOG_SIZE;
273 pm8001_ha->memoryMap.region[IOP].total_len = PM8001_EVENT_LOG_SIZE;
274 pm8001_ha->memoryMap.region[IOP].alignment = 32;
276 for (i = 0; i < PM8001_MAX_SPCV_INB_NUM; i++) {
277 /* MPI Memory region 3 for consumer Index of inbound queues */
278 pm8001_ha->memoryMap.region[CI+i].num_elements = 1;
279 pm8001_ha->memoryMap.region[CI+i].element_size = 4;
280 pm8001_ha->memoryMap.region[CI+i].total_len = 4;
281 pm8001_ha->memoryMap.region[CI+i].alignment = 4;
283 if ((ent->driver_data) != chip_8001) {
284 /* MPI Memory region 5 inbound queues */
285 pm8001_ha->memoryMap.region[IB+i].num_elements =
287 pm8001_ha->memoryMap.region[IB+i].element_size = 128;
288 pm8001_ha->memoryMap.region[IB+i].total_len =
289 PM8001_MPI_QUEUE * 128;
290 pm8001_ha->memoryMap.region[IB+i].alignment = 128;
292 pm8001_ha->memoryMap.region[IB+i].num_elements =
294 pm8001_ha->memoryMap.region[IB+i].element_size = 64;
295 pm8001_ha->memoryMap.region[IB+i].total_len =
296 PM8001_MPI_QUEUE * 64;
297 pm8001_ha->memoryMap.region[IB+i].alignment = 64;
301 for (i = 0; i < PM8001_MAX_SPCV_OUTB_NUM; i++) {
302 /* MPI Memory region 4 for producer Index of outbound queues */
303 pm8001_ha->memoryMap.region[PI+i].num_elements = 1;
304 pm8001_ha->memoryMap.region[PI+i].element_size = 4;
305 pm8001_ha->memoryMap.region[PI+i].total_len = 4;
306 pm8001_ha->memoryMap.region[PI+i].alignment = 4;
308 if (ent->driver_data != chip_8001) {
309 /* MPI Memory region 6 Outbound queues */
310 pm8001_ha->memoryMap.region[OB+i].num_elements =
312 pm8001_ha->memoryMap.region[OB+i].element_size = 128;
313 pm8001_ha->memoryMap.region[OB+i].total_len =
314 PM8001_MPI_QUEUE * 128;
315 pm8001_ha->memoryMap.region[OB+i].alignment = 128;
317 /* MPI Memory region 6 Outbound queues */
318 pm8001_ha->memoryMap.region[OB+i].num_elements =
320 pm8001_ha->memoryMap.region[OB+i].element_size = 64;
321 pm8001_ha->memoryMap.region[OB+i].total_len =
322 PM8001_MPI_QUEUE * 64;
323 pm8001_ha->memoryMap.region[OB+i].alignment = 64;
327 /* Memory region write DMA*/
328 pm8001_ha->memoryMap.region[NVMD].num_elements = 1;
329 pm8001_ha->memoryMap.region[NVMD].element_size = 4096;
330 pm8001_ha->memoryMap.region[NVMD].total_len = 4096;
331 /* Memory region for devices*/
332 pm8001_ha->memoryMap.region[DEV_MEM].num_elements = 1;
333 pm8001_ha->memoryMap.region[DEV_MEM].element_size = PM8001_MAX_DEVICES *
334 sizeof(struct pm8001_device);
335 pm8001_ha->memoryMap.region[DEV_MEM].total_len = PM8001_MAX_DEVICES *
336 sizeof(struct pm8001_device);
338 /* Memory region for ccb_info*/
339 pm8001_ha->memoryMap.region[CCB_MEM].num_elements = 1;
340 pm8001_ha->memoryMap.region[CCB_MEM].element_size = PM8001_MAX_CCB *
341 sizeof(struct pm8001_ccb_info);
342 pm8001_ha->memoryMap.region[CCB_MEM].total_len = PM8001_MAX_CCB *
343 sizeof(struct pm8001_ccb_info);
345 /* Memory region for fw flash */
346 pm8001_ha->memoryMap.region[FW_FLASH].total_len = 4096;
348 pm8001_ha->memoryMap.region[FORENSIC_MEM].num_elements = 1;
349 pm8001_ha->memoryMap.region[FORENSIC_MEM].total_len = 0x10000;
350 pm8001_ha->memoryMap.region[FORENSIC_MEM].element_size = 0x10000;
351 pm8001_ha->memoryMap.region[FORENSIC_MEM].alignment = 0x10000;
352 for (i = 0; i < USI_MAX_MEMCNT; i++) {
353 if (pm8001_mem_alloc(pm8001_ha->pdev,
354 &pm8001_ha->memoryMap.region[i].virt_ptr,
355 &pm8001_ha->memoryMap.region[i].phys_addr,
356 &pm8001_ha->memoryMap.region[i].phys_addr_hi,
357 &pm8001_ha->memoryMap.region[i].phys_addr_lo,
358 pm8001_ha->memoryMap.region[i].total_len,
359 pm8001_ha->memoryMap.region[i].alignment) != 0) {
360 PM8001_FAIL_DBG(pm8001_ha,
361 pm8001_printk("Mem%d alloc failed\n",
367 pm8001_ha->devices = pm8001_ha->memoryMap.region[DEV_MEM].virt_ptr;
368 for (i = 0; i < PM8001_MAX_DEVICES; i++) {
369 pm8001_ha->devices[i].dev_type = SAS_PHY_UNUSED;
370 pm8001_ha->devices[i].id = i;
371 pm8001_ha->devices[i].device_id = PM8001_MAX_DEVICES;
372 pm8001_ha->devices[i].running_req = 0;
374 pm8001_ha->ccb_info = pm8001_ha->memoryMap.region[CCB_MEM].virt_ptr;
375 for (i = 0; i < PM8001_MAX_CCB; i++) {
376 pm8001_ha->ccb_info[i].ccb_dma_handle =
377 pm8001_ha->memoryMap.region[CCB_MEM].phys_addr +
378 i * sizeof(struct pm8001_ccb_info);
379 pm8001_ha->ccb_info[i].task = NULL;
380 pm8001_ha->ccb_info[i].ccb_tag = 0xffffffff;
381 pm8001_ha->ccb_info[i].device = NULL;
382 ++pm8001_ha->tags_num;
384 pm8001_ha->flags = PM8001F_INIT_TIME;
385 /* Initialize tags */
386 pm8001_tag_init(pm8001_ha);
393 * pm8001_ioremap - remap the pci high physical address to kernal virtual
394 * address so that we can access them.
395 * @pm8001_ha:our hba structure.
397 static int pm8001_ioremap(struct pm8001_hba_info *pm8001_ha)
401 struct pci_dev *pdev;
403 pdev = pm8001_ha->pdev;
404 /* map pci mem (PMC pci base 0-3)*/
405 for (bar = 0; bar < 6; bar++) {
407 ** logical BARs for SPC:
408 ** bar 0 and 1 - logical BAR0
409 ** bar 2 and 3 - logical BAR1
410 ** bar4 - logical BAR2
411 ** bar5 - logical BAR3
412 ** Skip the appropriate assignments:
414 if ((bar == 1) || (bar == 3))
416 if (pci_resource_flags(pdev, bar) & IORESOURCE_MEM) {
417 pm8001_ha->io_mem[logicalBar].membase =
418 pci_resource_start(pdev, bar);
419 pm8001_ha->io_mem[logicalBar].membase &=
420 (u32)PCI_BASE_ADDRESS_MEM_MASK;
421 pm8001_ha->io_mem[logicalBar].memsize =
422 pci_resource_len(pdev, bar);
423 pm8001_ha->io_mem[logicalBar].memvirtaddr =
424 ioremap(pm8001_ha->io_mem[logicalBar].membase,
425 pm8001_ha->io_mem[logicalBar].memsize);
426 PM8001_INIT_DBG(pm8001_ha,
427 pm8001_printk("PCI: bar %d, logicalBar %d ",
429 PM8001_INIT_DBG(pm8001_ha, pm8001_printk(
430 "base addr %llx virt_addr=%llx len=%d\n",
431 (u64)pm8001_ha->io_mem[logicalBar].membase,
433 pm8001_ha->io_mem[logicalBar].memvirtaddr,
434 pm8001_ha->io_mem[logicalBar].memsize));
436 pm8001_ha->io_mem[logicalBar].membase = 0;
437 pm8001_ha->io_mem[logicalBar].memsize = 0;
438 pm8001_ha->io_mem[logicalBar].memvirtaddr = 0;
446 * pm8001_pci_alloc - initialize our ha card structure
449 * @shost: scsi host struct which has been initialized before.
451 static struct pm8001_hba_info *pm8001_pci_alloc(struct pci_dev *pdev,
452 const struct pci_device_id *ent,
453 struct Scsi_Host *shost)
456 struct pm8001_hba_info *pm8001_ha;
457 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
460 pm8001_ha = sha->lldd_ha;
464 pm8001_ha->pdev = pdev;
465 pm8001_ha->dev = &pdev->dev;
466 pm8001_ha->chip_id = ent->driver_data;
467 pm8001_ha->chip = &pm8001_chips[pm8001_ha->chip_id];
468 pm8001_ha->irq = pdev->irq;
469 pm8001_ha->sas = sha;
470 pm8001_ha->shost = shost;
471 pm8001_ha->id = pm8001_id++;
472 pm8001_ha->logging_level = 0x01;
473 sprintf(pm8001_ha->name, "%s%d", DRV_NAME, pm8001_ha->id);
474 /* IOMB size is 128 for 8088/89 controllers */
475 if (pm8001_ha->chip_id != chip_8001)
476 pm8001_ha->iomb_size = IOMB_SIZE_SPCV;
478 pm8001_ha->iomb_size = IOMB_SIZE_SPC;
480 #ifdef PM8001_USE_TASKLET
481 /* Tasklet for non msi-x interrupt handler */
482 if ((!pdev->msix_cap) || (pm8001_ha->chip_id == chip_8001))
483 tasklet_init(&pm8001_ha->tasklet[0], pm8001_tasklet,
484 (unsigned long)&(pm8001_ha->irq_vector[0]));
486 for (j = 0; j < PM8001_MAX_MSIX_VEC; j++)
487 tasklet_init(&pm8001_ha->tasklet[j], pm8001_tasklet,
488 (unsigned long)&(pm8001_ha->irq_vector[j]));
490 pm8001_ioremap(pm8001_ha);
491 if (!pm8001_alloc(pm8001_ha, ent))
493 pm8001_free(pm8001_ha);
498 * pci_go_44 - pm8001 specified, its DMA is 44 bit rather than 64 bit
501 static int pci_go_44(struct pci_dev *pdev)
505 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(44))) {
506 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(44));
508 rc = pci_set_consistent_dma_mask(pdev,
511 dev_printk(KERN_ERR, &pdev->dev,
512 "44-bit DMA enable failed\n");
517 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
519 dev_printk(KERN_ERR, &pdev->dev,
520 "32-bit DMA enable failed\n");
523 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
525 dev_printk(KERN_ERR, &pdev->dev,
526 "32-bit consistent DMA enable failed\n");
534 * pm8001_prep_sas_ha_init - allocate memory in general hba struct && init them.
535 * @shost: scsi host which has been allocated outside.
536 * @chip_info: our ha struct.
538 static int pm8001_prep_sas_ha_init(struct Scsi_Host *shost,
539 const struct pm8001_chip_info *chip_info)
542 struct asd_sas_phy **arr_phy;
543 struct asd_sas_port **arr_port;
544 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
546 phy_nr = chip_info->n_phy;
548 memset(sha, 0x00, sizeof(*sha));
549 arr_phy = kcalloc(phy_nr, sizeof(void *), GFP_KERNEL);
552 arr_port = kcalloc(port_nr, sizeof(void *), GFP_KERNEL);
556 sha->sas_phy = arr_phy;
557 sha->sas_port = arr_port;
558 sha->lldd_ha = kzalloc(sizeof(struct pm8001_hba_info), GFP_KERNEL);
562 shost->transportt = pm8001_stt;
563 shost->max_id = PM8001_MAX_DEVICES;
565 shost->max_channel = 0;
566 shost->unique_id = pm8001_id;
567 shost->max_cmd_len = 16;
568 shost->can_queue = PM8001_CAN_QUEUE;
569 shost->cmd_per_lun = 32;
580 * pm8001_post_sas_ha_init - initialize general hba struct defined in libsas
581 * @shost: scsi host which has been allocated outside
582 * @chip_info: our ha struct.
584 static void pm8001_post_sas_ha_init(struct Scsi_Host *shost,
585 const struct pm8001_chip_info *chip_info)
588 struct pm8001_hba_info *pm8001_ha;
589 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
591 pm8001_ha = sha->lldd_ha;
592 for (i = 0; i < chip_info->n_phy; i++) {
593 sha->sas_phy[i] = &pm8001_ha->phy[i].sas_phy;
594 sha->sas_port[i] = &pm8001_ha->port[i].sas_port;
596 sha->sas_ha_name = DRV_NAME;
597 sha->dev = pm8001_ha->dev;
599 sha->lldd_module = THIS_MODULE;
600 sha->sas_addr = &pm8001_ha->sas_addr[0];
601 sha->num_phys = chip_info->n_phy;
602 sha->lldd_max_execute_num = 1;
603 sha->lldd_queue_size = PM8001_CAN_QUEUE;
604 sha->core.shost = shost;
608 * pm8001_init_sas_add - initialize sas address
609 * @chip_info: our ha struct.
611 * Currently we just set the fixed SAS address to our HBA,for manufacture,
612 * it should read from the EEPROM
614 static void pm8001_init_sas_add(struct pm8001_hba_info *pm8001_ha)
617 #ifdef PM8001_READ_VPD
618 /* For new SPC controllers WWN is stored in flash vpd
619 * For SPC/SPCve controllers WWN is stored in EEPROM
620 * For Older SPC WWN is stored in NVMD
622 DECLARE_COMPLETION_ONSTACK(completion);
623 struct pm8001_ioctl_payload payload;
627 pci_read_config_word(pm8001_ha->pdev, PCI_DEVICE_ID, &deviceid);
628 pm8001_ha->nvmd_completion = &completion;
630 if (pm8001_ha->chip_id == chip_8001) {
631 if (deviceid == 0x8081 || deviceid == 0x0042) {
632 payload.minor_function = 4;
633 payload.length = 4096;
635 payload.minor_function = 0;
636 payload.length = 128;
639 payload.minor_function = 1;
640 payload.length = 4096;
643 payload.func_specific = kzalloc(payload.length, GFP_KERNEL);
644 if (!payload.func_specific) {
645 PM8001_INIT_DBG(pm8001_ha, pm8001_printk("mem alloc fail\n"));
648 rc = PM8001_CHIP_DISP->get_nvmd_req(pm8001_ha, &payload);
650 kfree(payload.func_specific);
651 PM8001_INIT_DBG(pm8001_ha, pm8001_printk("nvmd failed\n"));
654 wait_for_completion(&completion);
656 for (i = 0, j = 0; i <= 7; i++, j++) {
657 if (pm8001_ha->chip_id == chip_8001) {
658 if (deviceid == 0x8081)
659 pm8001_ha->sas_addr[j] =
660 payload.func_specific[0x704 + i];
661 else if (deviceid == 0x0042)
662 pm8001_ha->sas_addr[j] =
663 payload.func_specific[0x010 + i];
665 pm8001_ha->sas_addr[j] =
666 payload.func_specific[0x804 + i];
669 for (i = 0; i < pm8001_ha->chip->n_phy; i++) {
670 memcpy(&pm8001_ha->phy[i].dev_sas_addr,
671 pm8001_ha->sas_addr, SAS_ADDR_SIZE);
672 PM8001_INIT_DBG(pm8001_ha,
673 pm8001_printk("phy %d sas_addr = %016llx\n", i,
674 pm8001_ha->phy[i].dev_sas_addr));
676 kfree(payload.func_specific);
678 for (i = 0; i < pm8001_ha->chip->n_phy; i++) {
679 pm8001_ha->phy[i].dev_sas_addr = 0x50010c600047f9d0ULL;
680 pm8001_ha->phy[i].dev_sas_addr =
682 (*(u64 *)&pm8001_ha->phy[i].dev_sas_addr));
684 memcpy(pm8001_ha->sas_addr, &pm8001_ha->phy[0].dev_sas_addr,
690 * pm8001_get_phy_settings_info : Read phy setting values.
691 * @pm8001_ha : our hba.
693 static int pm8001_get_phy_settings_info(struct pm8001_hba_info *pm8001_ha)
696 #ifdef PM8001_READ_VPD
697 /*OPTION ROM FLASH read for the SPC cards */
698 DECLARE_COMPLETION_ONSTACK(completion);
699 struct pm8001_ioctl_payload payload;
702 pm8001_ha->nvmd_completion = &completion;
703 /* SAS ADDRESS read from flash / EEPROM */
704 payload.minor_function = 6;
706 payload.length = 4096;
707 payload.func_specific = kzalloc(4096, GFP_KERNEL);
708 if (!payload.func_specific)
710 /* Read phy setting values from flash */
711 rc = PM8001_CHIP_DISP->get_nvmd_req(pm8001_ha, &payload);
713 kfree(payload.func_specific);
714 PM8001_INIT_DBG(pm8001_ha, pm8001_printk("nvmd failed\n"));
717 wait_for_completion(&completion);
718 pm8001_set_phy_profile(pm8001_ha, sizeof(u8), payload.func_specific);
719 kfree(payload.func_specific);
724 #ifdef PM8001_USE_MSIX
726 * pm8001_setup_msix - enable MSI-X interrupt
727 * @chip_info: our ha struct.
728 * @irq_handler: irq_handler
730 static u32 pm8001_setup_msix(struct pm8001_hba_info *pm8001_ha)
737 static char intr_drvname[PM8001_MAX_MSIX_VEC][sizeof(DRV_NAME)+3];
739 /* SPCv controllers supports 64 msi-x */
740 if (pm8001_ha->chip_id == chip_8001) {
743 number_of_intr = PM8001_MAX_MSIX_VEC;
744 flag &= ~IRQF_SHARED;
747 max_entry = sizeof(pm8001_ha->msix_entries) /
748 sizeof(pm8001_ha->msix_entries[0]);
749 for (i = 0; i < max_entry ; i++)
750 pm8001_ha->msix_entries[i].entry = i;
751 rc = pci_enable_msix_exact(pm8001_ha->pdev, pm8001_ha->msix_entries,
753 pm8001_ha->number_of_intr = number_of_intr;
757 PM8001_INIT_DBG(pm8001_ha, pm8001_printk(
758 "pci_enable_msix_exact request ret:%d no of intr %d\n",
759 rc, pm8001_ha->number_of_intr));
761 for (i = 0; i < number_of_intr; i++) {
762 snprintf(intr_drvname[i], sizeof(intr_drvname[0]),
764 pm8001_ha->irq_vector[i].irq_id = i;
765 pm8001_ha->irq_vector[i].drv_inst = pm8001_ha;
767 rc = request_irq(pm8001_ha->msix_entries[i].vector,
768 pm8001_interrupt_handler_msix, flag,
769 intr_drvname[i], &(pm8001_ha->irq_vector[i]));
771 for (j = 0; j < i; j++) {
772 free_irq(pm8001_ha->msix_entries[j].vector,
773 &(pm8001_ha->irq_vector[i]));
775 pci_disable_msix(pm8001_ha->pdev);
785 * pm8001_request_irq - register interrupt
786 * @chip_info: our ha struct.
788 static u32 pm8001_request_irq(struct pm8001_hba_info *pm8001_ha)
790 struct pci_dev *pdev;
793 pdev = pm8001_ha->pdev;
795 #ifdef PM8001_USE_MSIX
797 return pm8001_setup_msix(pm8001_ha);
799 PM8001_INIT_DBG(pm8001_ha,
800 pm8001_printk("MSIX not supported!!!\n"));
806 /* initialize the INT-X interrupt */
807 rc = request_irq(pdev->irq, pm8001_interrupt_handler_intx, IRQF_SHARED,
808 DRV_NAME, SHOST_TO_SAS_HA(pm8001_ha->shost));
813 * pm8001_pci_probe - probe supported device
814 * @pdev: pci device which kernel has been prepared for.
815 * @ent: pci device id
817 * This function is the main initialization function, when register a new
818 * pci driver it is invoked, all struct an hardware initilization should be done
819 * here, also, register interrupt
821 static int pm8001_pci_probe(struct pci_dev *pdev,
822 const struct pci_device_id *ent)
827 struct pm8001_hba_info *pm8001_ha;
828 struct Scsi_Host *shost = NULL;
829 const struct pm8001_chip_info *chip;
831 dev_printk(KERN_INFO, &pdev->dev,
832 "pm80xx: driver version %s\n", DRV_VERSION);
833 rc = pci_enable_device(pdev);
836 pci_set_master(pdev);
838 * Enable pci slot busmaster by setting pci command register.
839 * This is required by FW for Cyclone card.
842 pci_read_config_dword(pdev, PCI_COMMAND, &pci_reg);
844 pci_write_config_dword(pdev, PCI_COMMAND, pci_reg);
845 rc = pci_request_regions(pdev, DRV_NAME);
847 goto err_out_disable;
848 rc = pci_go_44(pdev);
850 goto err_out_regions;
852 shost = scsi_host_alloc(&pm8001_sht, sizeof(void *));
855 goto err_out_regions;
857 chip = &pm8001_chips[ent->driver_data];
858 SHOST_TO_SAS_HA(shost) =
859 kzalloc(sizeof(struct sas_ha_struct), GFP_KERNEL);
860 if (!SHOST_TO_SAS_HA(shost)) {
862 goto err_out_free_host;
865 rc = pm8001_prep_sas_ha_init(shost, chip);
870 pci_set_drvdata(pdev, SHOST_TO_SAS_HA(shost));
871 /* ent->driver variable is used to differentiate between controllers */
872 pm8001_ha = pm8001_pci_alloc(pdev, ent, shost);
877 list_add_tail(&pm8001_ha->list, &hba_list);
878 PM8001_CHIP_DISP->chip_soft_rst(pm8001_ha);
879 rc = PM8001_CHIP_DISP->chip_init(pm8001_ha);
881 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk(
882 "chip_init failed [ret: %d]\n", rc));
883 goto err_out_ha_free;
886 rc = scsi_add_host(shost, &pdev->dev);
888 goto err_out_ha_free;
889 rc = pm8001_request_irq(pm8001_ha);
891 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk(
892 "pm8001_request_irq failed [ret: %d]\n", rc));
896 PM8001_CHIP_DISP->interrupt_enable(pm8001_ha, 0);
897 if (pm8001_ha->chip_id != chip_8001) {
898 for (i = 1; i < pm8001_ha->number_of_intr; i++)
899 PM8001_CHIP_DISP->interrupt_enable(pm8001_ha, i);
900 /* setup thermal configuration. */
901 pm80xx_set_thermal_config(pm8001_ha);
904 pm8001_init_sas_add(pm8001_ha);
905 /* phy setting support for motherboard controller */
906 if (pdev->subsystem_vendor != PCI_VENDOR_ID_ADAPTEC2 &&
907 pdev->subsystem_vendor != 0) {
908 rc = pm8001_get_phy_settings_info(pm8001_ha);
912 pm8001_post_sas_ha_init(shost, chip);
913 rc = sas_register_ha(SHOST_TO_SAS_HA(shost));
916 scsi_scan_host(pm8001_ha->shost);
920 scsi_remove_host(pm8001_ha->shost);
922 pm8001_free(pm8001_ha);
924 kfree(SHOST_TO_SAS_HA(shost));
928 pci_release_regions(pdev);
930 pci_disable_device(pdev);
935 static void pm8001_pci_remove(struct pci_dev *pdev)
937 struct sas_ha_struct *sha = pci_get_drvdata(pdev);
938 struct pm8001_hba_info *pm8001_ha;
940 pm8001_ha = sha->lldd_ha;
941 sas_unregister_ha(sha);
942 sas_remove_host(pm8001_ha->shost);
943 list_del(&pm8001_ha->list);
944 scsi_remove_host(pm8001_ha->shost);
945 PM8001_CHIP_DISP->interrupt_disable(pm8001_ha, 0xFF);
946 PM8001_CHIP_DISP->chip_soft_rst(pm8001_ha);
948 #ifdef PM8001_USE_MSIX
949 for (i = 0; i < pm8001_ha->number_of_intr; i++)
950 synchronize_irq(pm8001_ha->msix_entries[i].vector);
951 for (i = 0; i < pm8001_ha->number_of_intr; i++)
952 free_irq(pm8001_ha->msix_entries[i].vector,
953 &(pm8001_ha->irq_vector[i]));
954 pci_disable_msix(pdev);
956 free_irq(pm8001_ha->irq, sha);
958 #ifdef PM8001_USE_TASKLET
959 /* For non-msix and msix interrupts */
960 if ((!pdev->msix_cap) || (pm8001_ha->chip_id == chip_8001))
961 tasklet_kill(&pm8001_ha->tasklet[0]);
963 for (j = 0; j < PM8001_MAX_MSIX_VEC; j++)
964 tasklet_kill(&pm8001_ha->tasklet[j]);
966 pm8001_free(pm8001_ha);
968 kfree(sha->sas_port);
970 pci_release_regions(pdev);
971 pci_disable_device(pdev);
975 * pm8001_pci_suspend - power management suspend main entry point
976 * @pdev: PCI device struct
977 * @state: PM state change to (usually PCI_D3)
979 * Returns 0 success, anything else error.
981 static int pm8001_pci_suspend(struct pci_dev *pdev, pm_message_t state)
983 struct sas_ha_struct *sha = pci_get_drvdata(pdev);
984 struct pm8001_hba_info *pm8001_ha;
987 pm8001_ha = sha->lldd_ha;
989 flush_workqueue(pm8001_wq);
990 scsi_block_requests(pm8001_ha->shost);
992 dev_err(&pdev->dev, " PCI PM not supported\n");
995 PM8001_CHIP_DISP->interrupt_disable(pm8001_ha, 0xFF);
996 PM8001_CHIP_DISP->chip_soft_rst(pm8001_ha);
997 #ifdef PM8001_USE_MSIX
998 for (i = 0; i < pm8001_ha->number_of_intr; i++)
999 synchronize_irq(pm8001_ha->msix_entries[i].vector);
1000 for (i = 0; i < pm8001_ha->number_of_intr; i++)
1001 free_irq(pm8001_ha->msix_entries[i].vector,
1002 &(pm8001_ha->irq_vector[i]));
1003 pci_disable_msix(pdev);
1005 free_irq(pm8001_ha->irq, sha);
1007 #ifdef PM8001_USE_TASKLET
1008 /* For non-msix and msix interrupts */
1009 if ((!pdev->msix_cap) || (pm8001_ha->chip_id == chip_8001))
1010 tasklet_kill(&pm8001_ha->tasklet[0]);
1012 for (j = 0; j < PM8001_MAX_MSIX_VEC; j++)
1013 tasklet_kill(&pm8001_ha->tasklet[j]);
1015 device_state = pci_choose_state(pdev, state);
1016 pm8001_printk("pdev=0x%p, slot=%s, entering "
1017 "operating state [D%d]\n", pdev,
1018 pm8001_ha->name, device_state);
1019 pci_save_state(pdev);
1020 pci_disable_device(pdev);
1021 pci_set_power_state(pdev, device_state);
1026 * pm8001_pci_resume - power management resume main entry point
1027 * @pdev: PCI device struct
1029 * Returns 0 success, anything else error.
1031 static int pm8001_pci_resume(struct pci_dev *pdev)
1033 struct sas_ha_struct *sha = pci_get_drvdata(pdev);
1034 struct pm8001_hba_info *pm8001_ha;
1038 DECLARE_COMPLETION_ONSTACK(completion);
1039 pm8001_ha = sha->lldd_ha;
1040 device_state = pdev->current_state;
1042 pm8001_printk("pdev=0x%p, slot=%s, resuming from previous "
1043 "operating state [D%d]\n", pdev, pm8001_ha->name, device_state);
1045 pci_set_power_state(pdev, PCI_D0);
1046 pci_enable_wake(pdev, PCI_D0, 0);
1047 pci_restore_state(pdev);
1048 rc = pci_enable_device(pdev);
1050 pm8001_printk("slot=%s Enable device failed during resume\n",
1052 goto err_out_enable;
1055 pci_set_master(pdev);
1056 rc = pci_go_44(pdev);
1058 goto err_out_disable;
1059 sas_prep_resume_ha(sha);
1060 /* chip soft rst only for spc */
1061 if (pm8001_ha->chip_id == chip_8001) {
1062 PM8001_CHIP_DISP->chip_soft_rst(pm8001_ha);
1063 PM8001_INIT_DBG(pm8001_ha,
1064 pm8001_printk("chip soft reset successful\n"));
1066 rc = PM8001_CHIP_DISP->chip_init(pm8001_ha);
1068 goto err_out_disable;
1070 /* disable all the interrupt bits */
1071 PM8001_CHIP_DISP->interrupt_disable(pm8001_ha, 0xFF);
1073 rc = pm8001_request_irq(pm8001_ha);
1075 goto err_out_disable;
1076 #ifdef PM8001_USE_TASKLET
1077 /* Tasklet for non msi-x interrupt handler */
1078 if ((!pdev->msix_cap) || (pm8001_ha->chip_id == chip_8001))
1079 tasklet_init(&pm8001_ha->tasklet[0], pm8001_tasklet,
1080 (unsigned long)&(pm8001_ha->irq_vector[0]));
1082 for (j = 0; j < PM8001_MAX_MSIX_VEC; j++)
1083 tasklet_init(&pm8001_ha->tasklet[j], pm8001_tasklet,
1084 (unsigned long)&(pm8001_ha->irq_vector[j]));
1086 PM8001_CHIP_DISP->interrupt_enable(pm8001_ha, 0);
1087 if (pm8001_ha->chip_id != chip_8001) {
1088 for (i = 1; i < pm8001_ha->number_of_intr; i++)
1089 PM8001_CHIP_DISP->interrupt_enable(pm8001_ha, i);
1091 pm8001_ha->flags = PM8001F_RUN_TIME;
1092 for (i = 0; i < pm8001_ha->chip->n_phy; i++) {
1093 pm8001_ha->phy[i].enable_completion = &completion;
1094 PM8001_CHIP_DISP->phy_start_req(pm8001_ha, i);
1095 wait_for_completion(&completion);
1101 scsi_remove_host(pm8001_ha->shost);
1102 pci_disable_device(pdev);
1107 /* update of pci device, vendor id and driver data with
1108 * unique value for each of the controller
1110 static struct pci_device_id pm8001_pci_table[] = {
1111 { PCI_VDEVICE(PMC_Sierra, 0x8001), chip_8001 },
1112 { PCI_VDEVICE(ATTO, 0x0042), chip_8001 },
1113 /* Support for SPC/SPCv/SPCve controllers */
1114 { PCI_VDEVICE(ADAPTEC2, 0x8001), chip_8001 },
1115 { PCI_VDEVICE(PMC_Sierra, 0x8008), chip_8008 },
1116 { PCI_VDEVICE(ADAPTEC2, 0x8008), chip_8008 },
1117 { PCI_VDEVICE(PMC_Sierra, 0x8018), chip_8018 },
1118 { PCI_VDEVICE(ADAPTEC2, 0x8018), chip_8018 },
1119 { PCI_VDEVICE(PMC_Sierra, 0x8009), chip_8009 },
1120 { PCI_VDEVICE(ADAPTEC2, 0x8009), chip_8009 },
1121 { PCI_VDEVICE(PMC_Sierra, 0x8019), chip_8019 },
1122 { PCI_VDEVICE(ADAPTEC2, 0x8019), chip_8019 },
1123 { PCI_VDEVICE(PMC_Sierra, 0x8074), chip_8074 },
1124 { PCI_VDEVICE(ADAPTEC2, 0x8074), chip_8074 },
1125 { PCI_VDEVICE(PMC_Sierra, 0x8076), chip_8076 },
1126 { PCI_VDEVICE(ADAPTEC2, 0x8076), chip_8076 },
1127 { PCI_VDEVICE(PMC_Sierra, 0x8077), chip_8077 },
1128 { PCI_VDEVICE(ADAPTEC2, 0x8077), chip_8077 },
1129 { PCI_VENDOR_ID_ADAPTEC2, 0x8081,
1130 PCI_VENDOR_ID_ADAPTEC2, 0x0400, 0, 0, chip_8001 },
1131 { PCI_VENDOR_ID_ADAPTEC2, 0x8081,
1132 PCI_VENDOR_ID_ADAPTEC2, 0x0800, 0, 0, chip_8001 },
1133 { PCI_VENDOR_ID_ADAPTEC2, 0x8088,
1134 PCI_VENDOR_ID_ADAPTEC2, 0x0008, 0, 0, chip_8008 },
1135 { PCI_VENDOR_ID_ADAPTEC2, 0x8088,
1136 PCI_VENDOR_ID_ADAPTEC2, 0x0800, 0, 0, chip_8008 },
1137 { PCI_VENDOR_ID_ADAPTEC2, 0x8089,
1138 PCI_VENDOR_ID_ADAPTEC2, 0x0008, 0, 0, chip_8009 },
1139 { PCI_VENDOR_ID_ADAPTEC2, 0x8089,
1140 PCI_VENDOR_ID_ADAPTEC2, 0x0800, 0, 0, chip_8009 },
1141 { PCI_VENDOR_ID_ADAPTEC2, 0x8088,
1142 PCI_VENDOR_ID_ADAPTEC2, 0x0016, 0, 0, chip_8018 },
1143 { PCI_VENDOR_ID_ADAPTEC2, 0x8088,
1144 PCI_VENDOR_ID_ADAPTEC2, 0x1600, 0, 0, chip_8018 },
1145 { PCI_VENDOR_ID_ADAPTEC2, 0x8089,
1146 PCI_VENDOR_ID_ADAPTEC2, 0x0016, 0, 0, chip_8019 },
1147 { PCI_VENDOR_ID_ADAPTEC2, 0x8089,
1148 PCI_VENDOR_ID_ADAPTEC2, 0x1600, 0, 0, chip_8019 },
1149 { PCI_VENDOR_ID_ADAPTEC2, 0x8074,
1150 PCI_VENDOR_ID_ADAPTEC2, 0x0800, 0, 0, chip_8074 },
1151 { PCI_VENDOR_ID_ADAPTEC2, 0x8076,
1152 PCI_VENDOR_ID_ADAPTEC2, 0x1600, 0, 0, chip_8076 },
1153 { PCI_VENDOR_ID_ADAPTEC2, 0x8077,
1154 PCI_VENDOR_ID_ADAPTEC2, 0x1600, 0, 0, chip_8077 },
1155 { PCI_VENDOR_ID_ADAPTEC2, 0x8074,
1156 PCI_VENDOR_ID_ADAPTEC2, 0x0008, 0, 0, chip_8074 },
1157 { PCI_VENDOR_ID_ADAPTEC2, 0x8076,
1158 PCI_VENDOR_ID_ADAPTEC2, 0x0016, 0, 0, chip_8076 },
1159 { PCI_VENDOR_ID_ADAPTEC2, 0x8077,
1160 PCI_VENDOR_ID_ADAPTEC2, 0x0016, 0, 0, chip_8077 },
1161 { PCI_VENDOR_ID_ADAPTEC2, 0x8076,
1162 PCI_VENDOR_ID_ADAPTEC2, 0x0808, 0, 0, chip_8076 },
1163 { PCI_VENDOR_ID_ADAPTEC2, 0x8077,
1164 PCI_VENDOR_ID_ADAPTEC2, 0x0808, 0, 0, chip_8077 },
1165 { PCI_VENDOR_ID_ADAPTEC2, 0x8074,
1166 PCI_VENDOR_ID_ADAPTEC2, 0x0404, 0, 0, chip_8074 },
1167 {} /* terminate list */
1170 static struct pci_driver pm8001_pci_driver = {
1172 .id_table = pm8001_pci_table,
1173 .probe = pm8001_pci_probe,
1174 .remove = pm8001_pci_remove,
1175 .suspend = pm8001_pci_suspend,
1176 .resume = pm8001_pci_resume,
1180 * pm8001_init - initialize scsi transport template
1182 static int __init pm8001_init(void)
1186 pm8001_wq = alloc_workqueue("pm80xx", 0, 0);
1191 pm8001_stt = sas_domain_attach_transport(&pm8001_transport_ops);
1194 rc = pci_register_driver(&pm8001_pci_driver);
1200 sas_release_transport(pm8001_stt);
1202 destroy_workqueue(pm8001_wq);
1207 static void __exit pm8001_exit(void)
1209 pci_unregister_driver(&pm8001_pci_driver);
1210 sas_release_transport(pm8001_stt);
1211 destroy_workqueue(pm8001_wq);
1214 module_init(pm8001_init);
1215 module_exit(pm8001_exit);
1217 MODULE_AUTHOR("Jack Wang <jack_wang@usish.com>");
1218 MODULE_AUTHOR("Anand Kumar Santhanam <AnandKumar.Santhanam@pmcs.com>");
1219 MODULE_AUTHOR("Sangeetha Gnanasekaran <Sangeetha.Gnanasekaran@pmcs.com>");
1220 MODULE_AUTHOR("Nikith Ganigarakoppal <Nikith.Ganigarakoppal@pmcs.com>");
1222 "PMC-Sierra PM8001/8081/8088/8089/8074/8076/8077 "
1223 "SAS/SATA controller driver");
1224 MODULE_VERSION(DRV_VERSION);
1225 MODULE_LICENSE("GPL");
1226 MODULE_DEVICE_TABLE(pci, pm8001_pci_table);