drm/tegra: sor - Remove pixel clock rounding

The code currently rounds up the clock to the next MHZ, which is
rounding up a 69.5MHz clock to 70MHz on my machine. This in turn
prevents the display from syncing. Removing this rounding fixes eDP
for me.

Signed-off-by: Stéphane Marchesin <marcheu@chromium.org>
Signed-off-by: Thierry Reding <treding@nvidia.com>

diff --git a/drivers/gpu/drm/tegra/sor.c b/drivers/gpu/drm/tegra/sor.c
index 93ae4fa..e22325f 100644 (file)
--- a/drivers/gpu/drm/tegra/sor.c
+++ b/drivers/gpu/drm/tegra/sor.c
@@ -876,9 +876,6 @@ static int tegra_output_sor_setup_clock(struct tegra_output *output,
        struct tegra_sor *sor = to_sor(output);
        int err;
 
-       /* round to next MHz */
-       pclk = DIV_ROUND_UP(pclk, 1000000) * 1000000;
-
        err = clk_set_parent(clk, sor->clk_parent);
        if (err < 0) {
                dev_err(sor->dev, "failed to set parent clock: %d\n", err);