x86, cpu: Fix cache topology for early P4-SMT