2 * Copyright (c) 2015-2016, Mellanox Technologies. All rights reserved.
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
35 #include <linux/if_vlan.h>
36 #include <linux/etherdevice.h>
37 #include <linux/timecounter.h>
38 #include <linux/net_tstamp.h>
39 #include <linux/ptp_clock_kernel.h>
40 #include <linux/mlx5/driver.h>
41 #include <linux/mlx5/qp.h>
42 #include <linux/mlx5/cq.h>
43 #include <linux/mlx5/port.h>
44 #include <linux/mlx5/vport.h>
45 #include <linux/mlx5/transobj.h>
46 #include <linux/rhashtable.h>
48 #include "mlx5_core.h"
51 #define MLX5_SET_CFG(p, f, v) MLX5_SET(create_flow_group_in, p, f, v)
53 #define MLX5E_MAX_NUM_TC 8
55 #define MLX5E_PARAMS_MINIMUM_LOG_SQ_SIZE 0x6
56 #define MLX5E_PARAMS_DEFAULT_LOG_SQ_SIZE 0xa
57 #define MLX5E_PARAMS_MAXIMUM_LOG_SQ_SIZE 0xd
59 #define MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE 0x1
60 #define MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE 0xa
61 #define MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE 0xd
63 #define MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE_MPW 0x1
64 #define MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE_MPW 0x4
65 #define MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE_MPW 0x6
67 #define MLX5_MPWRQ_LOG_STRIDE_SIZE 6 /* >= 6, HW restriction */
68 #define MLX5_MPWRQ_LOG_STRIDE_SIZE_CQE_COMPRESS 8 /* >= 6, HW restriction */
69 #define MLX5_MPWRQ_LOG_WQE_SZ 17
70 #define MLX5_MPWRQ_WQE_PAGE_ORDER (MLX5_MPWRQ_LOG_WQE_SZ - PAGE_SHIFT > 0 ? \
71 MLX5_MPWRQ_LOG_WQE_SZ - PAGE_SHIFT : 0)
72 #define MLX5_MPWRQ_PAGES_PER_WQE BIT(MLX5_MPWRQ_WQE_PAGE_ORDER)
73 #define MLX5_MPWRQ_STRIDES_PER_PAGE (MLX5_MPWRQ_NUM_STRIDES >> \
74 MLX5_MPWRQ_WQE_PAGE_ORDER)
75 #define MLX5_CHANNEL_MAX_NUM_MTTS (ALIGN(MLX5_MPWRQ_PAGES_PER_WQE, 8) * \
76 BIT(MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE_MPW))
77 #define MLX5_UMR_ALIGN (2048)
78 #define MLX5_MPWRQ_SMALL_PACKET_THRESHOLD (128)
80 #define MLX5E_PARAMS_DEFAULT_LRO_WQE_SZ (64 * 1024)
81 #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC 0x10
82 #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_PKTS 0x20
83 #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_USEC 0x10
84 #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_PKTS 0x20
85 #define MLX5E_PARAMS_DEFAULT_MIN_RX_WQES 0x80
86 #define MLX5E_PARAMS_DEFAULT_MIN_RX_WQES_MPW 0x2
88 #define MLX5E_LOG_INDIR_RQT_SIZE 0x7
89 #define MLX5E_INDIR_RQT_SIZE BIT(MLX5E_LOG_INDIR_RQT_SIZE)
90 #define MLX5E_MAX_NUM_CHANNELS (MLX5E_INDIR_RQT_SIZE >> 1)
91 #define MLX5E_TX_CQ_POLL_BUDGET 128
92 #define MLX5E_UPDATE_STATS_INTERVAL 200 /* msecs */
93 #define MLX5E_SQ_BF_BUDGET 16
95 #define MLX5E_NUM_MAIN_GROUPS 9
97 static inline u16 mlx5_min_rx_wqes(int wq_type, u32 wq_size)
100 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
101 return min_t(u16, MLX5E_PARAMS_DEFAULT_MIN_RX_WQES_MPW,
104 return min_t(u16, MLX5E_PARAMS_DEFAULT_MIN_RX_WQES,
109 static inline int mlx5_min_log_rq_size(int wq_type)
112 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
113 return MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE_MPW;
115 return MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE;
119 static inline int mlx5_max_log_rq_size(int wq_type)
122 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
123 return MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE_MPW;
125 return MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE;
129 struct mlx5e_tx_wqe {
130 struct mlx5_wqe_ctrl_seg ctrl;
131 struct mlx5_wqe_eth_seg eth;
134 struct mlx5e_rx_wqe {
135 struct mlx5_wqe_srq_next_seg next;
136 struct mlx5_wqe_data_seg data;
139 struct mlx5e_umr_wqe {
140 struct mlx5_wqe_ctrl_seg ctrl;
141 struct mlx5_wqe_umr_ctrl_seg uctrl;
142 struct mlx5_mkey_seg mkc;
143 struct mlx5_wqe_data_seg data;
146 #ifdef CONFIG_MLX5_CORE_EN_DCB
147 #define MLX5E_MAX_BW_ALLOC 100 /* Max percentage of BW allocation */
148 #define MLX5E_MIN_BW_ALLOC 1 /* Min percentage of BW allocation */
151 struct mlx5e_params {
154 u8 mpwqe_log_stride_sz;
155 u8 mpwqe_log_num_strides;
159 bool rx_cqe_compress_admin;
160 bool rx_cqe_compress;
161 u16 rx_cq_moderation_usec;
162 u16 rx_cq_moderation_pkts;
163 u16 tx_cq_moderation_usec;
164 u16 tx_cq_moderation_pkts;
170 u8 toeplitz_hash_key[40];
171 u32 indirection_rqt[MLX5E_INDIR_RQT_SIZE];
172 bool vlan_strip_disable;
173 #ifdef CONFIG_MLX5_CORE_EN_DCB
178 struct mlx5e_tstamp {
180 struct cyclecounter cycles;
181 struct timecounter clock;
182 struct hwtstamp_config hwtstamp_config;
184 unsigned long overflow_period;
185 struct delayed_work overflow_work;
186 struct mlx5_core_dev *mdev;
187 struct ptp_clock *ptp;
188 struct ptp_clock_info ptp_info;
192 MLX5E_RQ_STATE_POST_WQES_ENABLE,
193 MLX5E_RQ_STATE_UMR_WQE_IN_PROGRESS,
197 /* data path - accessed per cqe */
200 /* data path - accessed per napi poll */
201 struct napi_struct *napi;
202 struct mlx5_core_cq mcq;
203 struct mlx5e_channel *channel;
204 struct mlx5e_priv *priv;
206 /* cqe decompression */
207 struct mlx5_cqe64 title;
208 struct mlx5_mini_cqe8 mini_arr[MLX5_MINI_CQE_ARRAY_SIZE];
211 u16 decmprs_wqe_counter;
214 struct mlx5_wq_ctrl wq_ctrl;
215 } ____cacheline_aligned_in_smp;
218 typedef void (*mlx5e_fp_handle_rx_cqe)(struct mlx5e_rq *rq,
219 struct mlx5_cqe64 *cqe);
220 typedef int (*mlx5e_fp_alloc_wqe)(struct mlx5e_rq *rq, struct mlx5e_rx_wqe *wqe,
223 struct mlx5e_dma_info {
230 struct mlx5_wq_ll wq;
232 struct sk_buff **skb;
233 struct mlx5e_mpw_info *wqe_info;
238 struct net_device *netdev;
239 struct mlx5e_tstamp *tstamp;
240 struct mlx5e_rq_stats stats;
242 mlx5e_fp_handle_rx_cqe handle_rx_cqe;
243 mlx5e_fp_alloc_wqe alloc_wqe;
249 struct mlx5_wq_ctrl wq_ctrl;
252 u32 mpwqe_num_strides;
254 struct mlx5e_channel *channel;
255 struct mlx5e_priv *priv;
256 } ____cacheline_aligned_in_smp;
258 struct mlx5e_umr_dma_info {
260 __be64 *mtt_no_align;
262 struct mlx5e_dma_info *dma_info;
265 struct mlx5e_mpw_info {
267 struct mlx5e_dma_info dma_info;
268 struct mlx5e_umr_dma_info umr;
270 u16 consumed_strides;
271 u16 skbs_frags[MLX5_MPWRQ_PAGES_PER_WQE];
273 void (*dma_pre_sync)(struct device *pdev,
274 struct mlx5e_mpw_info *wi,
275 u32 wqe_offset, u32 len);
276 void (*add_skb_frag)(struct mlx5e_rq *rq,
278 struct mlx5e_mpw_info *wi,
279 u32 page_idx, u32 frag_offset, u32 len);
280 void (*copy_skb_header)(struct device *pdev,
282 struct mlx5e_mpw_info *wi,
283 u32 page_idx, u32 offset,
285 void (*free_wqe)(struct mlx5e_rq *rq, struct mlx5e_mpw_info *wi);
288 struct mlx5e_tx_wqe_info {
294 enum mlx5e_dma_map_type {
295 MLX5E_DMA_MAP_SINGLE,
299 struct mlx5e_sq_dma {
302 enum mlx5e_dma_map_type type;
306 MLX5E_SQ_STATE_WAKE_TXQ_ENABLE,
307 MLX5E_SQ_STATE_BF_ENABLE,
308 MLX5E_SQ_STATE_TX_TIMEOUT,
311 struct mlx5e_ico_wqe_info {
319 /* dirtied @completion */
324 u16 pc ____cacheline_aligned_in_smp;
329 struct mlx5e_sq_stats stats;
333 /* pointers to per packet info: write@xmit, read@completion */
334 struct sk_buff **skb;
335 struct mlx5e_sq_dma *dma_fifo;
336 struct mlx5e_tx_wqe_info *wqe_info;
339 struct mlx5_wq_cyc wq;
341 void __iomem *uar_map;
342 struct netdev_queue *txq;
348 struct mlx5e_tstamp *tstamp;
353 struct mlx5_wq_ctrl wq_ctrl;
355 struct mlx5e_channel *channel;
357 struct mlx5e_ico_wqe_info *ico_wqe_info;
358 } ____cacheline_aligned_in_smp;
360 static inline bool mlx5e_sq_has_room_for(struct mlx5e_sq *sq, u16 n)
362 return (((sq->wq.sz_m1 & (sq->cc - sq->pc)) >= n) ||
367 MLX5E_CHANNEL_NAPI_SCHED = 1,
370 struct mlx5e_channel {
373 struct mlx5e_sq sq[MLX5E_MAX_NUM_TC];
374 struct mlx5e_sq icosq; /* internal control operations */
375 struct napi_struct napi;
377 struct net_device *netdev;
383 struct mlx5e_priv *priv;
388 enum mlx5e_traffic_types {
393 MLX5E_TT_IPV4_IPSEC_AH,
394 MLX5E_TT_IPV6_IPSEC_AH,
395 MLX5E_TT_IPV4_IPSEC_ESP,
396 MLX5E_TT_IPV6_IPSEC_ESP,
401 MLX5E_NUM_INDIR_TIRS = MLX5E_TT_ANY,
405 MLX5E_STATE_ASYNC_EVENTS_ENABLED,
407 MLX5E_STATE_DESTROYING,
410 struct mlx5e_vxlan_db {
411 spinlock_t lock; /* protect vxlan table */
412 struct radix_tree_root tree;
415 struct mlx5e_l2_rule {
416 u8 addr[ETH_ALEN + 2];
417 struct mlx5_flow_rule *rule;
420 struct mlx5e_flow_table {
422 struct mlx5_flow_table *t;
423 struct mlx5_flow_group **g;
426 #define MLX5E_L2_ADDR_HASH_SIZE BIT(BITS_PER_BYTE)
428 struct mlx5e_tc_table {
429 struct mlx5_flow_table *t;
431 struct rhashtable_params ht_params;
432 struct rhashtable ht;
435 struct mlx5e_vlan_table {
436 struct mlx5e_flow_table ft;
437 unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)];
438 struct mlx5_flow_rule *active_vlans_rule[VLAN_N_VID];
439 struct mlx5_flow_rule *untagged_rule;
440 struct mlx5_flow_rule *any_vlan_rule;
441 bool filter_disabled;
444 struct mlx5e_l2_table {
445 struct mlx5e_flow_table ft;
446 struct hlist_head netdev_uc[MLX5E_L2_ADDR_HASH_SIZE];
447 struct hlist_head netdev_mc[MLX5E_L2_ADDR_HASH_SIZE];
448 struct mlx5e_l2_rule broadcast;
449 struct mlx5e_l2_rule allmulti;
450 struct mlx5e_l2_rule promisc;
451 bool broadcast_enabled;
452 bool allmulti_enabled;
453 bool promisc_enabled;
456 /* L3/L4 traffic type classifier */
457 struct mlx5e_ttc_table {
458 struct mlx5e_flow_table ft;
459 struct mlx5_flow_rule *rules[MLX5E_NUM_TT];
462 #define ARFS_HASH_SHIFT BITS_PER_BYTE
463 #define ARFS_HASH_SIZE BIT(BITS_PER_BYTE)
465 struct mlx5e_flow_table ft;
466 struct mlx5_flow_rule *default_rule;
467 struct hlist_head rules_hash[ARFS_HASH_SIZE];
478 struct mlx5e_arfs_tables {
479 struct arfs_table arfs_tables[ARFS_NUM_TYPES];
480 /* Protect aRFS rules list */
481 spinlock_t arfs_lock;
482 struct list_head rules;
484 struct workqueue_struct *wq;
489 MLX5E_VLAN_FT_LEVEL = 0,
495 struct mlx5e_flow_steering {
496 struct mlx5_flow_namespace *ns;
497 struct mlx5e_tc_table tc;
498 struct mlx5e_vlan_table vlan;
499 struct mlx5e_l2_table l2;
500 struct mlx5e_ttc_table ttc;
501 struct mlx5e_arfs_tables arfs;
504 struct mlx5e_direct_tir {
515 /* priv data path fields - start */
516 struct mlx5e_sq **txq_to_sq_map;
517 int channeltc_to_txq_map[MLX5E_MAX_NUM_CHANNELS][MLX5E_MAX_NUM_TC];
518 /* priv data path fields - end */
521 struct mutex state_lock; /* Protects Interface state */
522 struct mlx5_uar cq_uar;
525 struct mlx5_core_mkey mkey;
526 struct mlx5_core_mkey umr_mkey;
527 struct mlx5e_rq drop_rq;
529 struct mlx5e_channel **channel;
530 u32 tisn[MLX5E_MAX_NUM_TC];
532 u32 indir_tirn[MLX5E_NUM_INDIR_TIRS];
533 struct mlx5e_direct_tir direct_tir[MLX5E_MAX_NUM_CHANNELS];
535 struct mlx5e_flow_steering fs;
536 struct mlx5e_vxlan_db vxlan;
538 struct mlx5e_params params;
539 struct workqueue_struct *wq;
540 struct work_struct update_carrier_work;
541 struct work_struct set_rx_mode_work;
542 struct work_struct tx_timeout_work;
543 struct delayed_work update_stats_work;
545 struct mlx5_core_dev *mdev;
546 struct net_device *netdev;
547 struct mlx5e_stats stats;
548 struct mlx5e_tstamp tstamp;
552 enum mlx5e_link_mode {
553 MLX5E_1000BASE_CX_SGMII = 0,
554 MLX5E_1000BASE_KX = 1,
555 MLX5E_10GBASE_CX4 = 2,
556 MLX5E_10GBASE_KX4 = 3,
557 MLX5E_10GBASE_KR = 4,
558 MLX5E_20GBASE_KR2 = 5,
559 MLX5E_40GBASE_CR4 = 6,
560 MLX5E_40GBASE_KR4 = 7,
561 MLX5E_56GBASE_R4 = 8,
562 MLX5E_10GBASE_CR = 12,
563 MLX5E_10GBASE_SR = 13,
564 MLX5E_10GBASE_ER = 14,
565 MLX5E_40GBASE_SR4 = 15,
566 MLX5E_40GBASE_LR4 = 16,
567 MLX5E_100GBASE_CR4 = 20,
568 MLX5E_100GBASE_SR4 = 21,
569 MLX5E_100GBASE_KR4 = 22,
570 MLX5E_100GBASE_LR4 = 23,
571 MLX5E_100BASE_TX = 24,
572 MLX5E_1000BASE_T = 25,
573 MLX5E_10GBASE_T = 26,
574 MLX5E_25GBASE_CR = 27,
575 MLX5E_25GBASE_KR = 28,
576 MLX5E_25GBASE_SR = 29,
577 MLX5E_50GBASE_CR2 = 30,
578 MLX5E_50GBASE_KR2 = 31,
579 MLX5E_LINK_MODES_NUMBER,
582 #define MLX5E_PROT_MASK(link_mode) (1 << link_mode)
584 void mlx5e_send_nop(struct mlx5e_sq *sq, bool notify_hw);
585 u16 mlx5e_select_queue(struct net_device *dev, struct sk_buff *skb,
586 void *accel_priv, select_queue_fallback_t fallback);
587 netdev_tx_t mlx5e_xmit(struct sk_buff *skb, struct net_device *dev);
589 void mlx5e_completion_event(struct mlx5_core_cq *mcq);
590 void mlx5e_cq_error_event(struct mlx5_core_cq *mcq, enum mlx5_event event);
591 int mlx5e_napi_poll(struct napi_struct *napi, int budget);
592 bool mlx5e_poll_tx_cq(struct mlx5e_cq *cq, int napi_budget);
593 int mlx5e_poll_rx_cq(struct mlx5e_cq *cq, int budget);
594 void mlx5e_free_tx_descs(struct mlx5e_sq *sq);
596 void mlx5e_handle_rx_cqe(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe);
597 void mlx5e_handle_rx_cqe_mpwrq(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe);
598 bool mlx5e_post_rx_wqes(struct mlx5e_rq *rq);
599 int mlx5e_alloc_rx_wqe(struct mlx5e_rq *rq, struct mlx5e_rx_wqe *wqe, u16 ix);
600 int mlx5e_alloc_rx_mpwqe(struct mlx5e_rq *rq, struct mlx5e_rx_wqe *wqe, u16 ix);
601 void mlx5e_post_rx_fragmented_mpwqe(struct mlx5e_rq *rq);
602 void mlx5e_complete_rx_linear_mpwqe(struct mlx5e_rq *rq,
603 struct mlx5_cqe64 *cqe,
605 struct mlx5e_mpw_info *wi,
606 struct sk_buff *skb);
607 void mlx5e_complete_rx_fragmented_mpwqe(struct mlx5e_rq *rq,
608 struct mlx5_cqe64 *cqe,
610 struct mlx5e_mpw_info *wi,
611 struct sk_buff *skb);
612 void mlx5e_free_rx_linear_mpwqe(struct mlx5e_rq *rq,
613 struct mlx5e_mpw_info *wi);
614 void mlx5e_free_rx_fragmented_mpwqe(struct mlx5e_rq *rq,
615 struct mlx5e_mpw_info *wi);
616 struct mlx5_cqe64 *mlx5e_get_cqe(struct mlx5e_cq *cq);
618 void mlx5e_update_stats(struct mlx5e_priv *priv);
620 int mlx5e_create_flow_steering(struct mlx5e_priv *priv);
621 void mlx5e_destroy_flow_steering(struct mlx5e_priv *priv);
622 void mlx5e_init_l2_addr(struct mlx5e_priv *priv);
623 void mlx5e_destroy_flow_table(struct mlx5e_flow_table *ft);
624 void mlx5e_set_rx_mode_work(struct work_struct *work);
626 void mlx5e_fill_hwstamp(struct mlx5e_tstamp *clock, u64 timestamp,
627 struct skb_shared_hwtstamps *hwts);
628 void mlx5e_timestamp_init(struct mlx5e_priv *priv);
629 void mlx5e_timestamp_cleanup(struct mlx5e_priv *priv);
630 int mlx5e_hwstamp_set(struct net_device *dev, struct ifreq *ifr);
631 int mlx5e_hwstamp_get(struct net_device *dev, struct ifreq *ifr);
632 void mlx5e_modify_rx_cqe_compression(struct mlx5e_priv *priv, bool val);
634 int mlx5e_vlan_rx_add_vid(struct net_device *dev, __always_unused __be16 proto,
636 int mlx5e_vlan_rx_kill_vid(struct net_device *dev, __always_unused __be16 proto,
638 void mlx5e_enable_vlan_filter(struct mlx5e_priv *priv);
639 void mlx5e_disable_vlan_filter(struct mlx5e_priv *priv);
641 int mlx5e_modify_rqs_vsd(struct mlx5e_priv *priv, bool vsd);
643 int mlx5e_redirect_rqt(struct mlx5e_priv *priv, u32 rqtn, int sz, int ix);
644 void mlx5e_build_tir_ctx_hash(void *tirc, struct mlx5e_priv *priv);
646 int mlx5e_open_locked(struct net_device *netdev);
647 int mlx5e_close_locked(struct net_device *netdev);
648 void mlx5e_build_default_indir_rqt(struct mlx5_core_dev *mdev,
649 u32 *indirection_rqt, int len,
651 int mlx5e_get_max_linkspeed(struct mlx5_core_dev *mdev, u32 *speed);
653 static inline void mlx5e_tx_notify_hw(struct mlx5e_sq *sq,
654 struct mlx5_wqe_ctrl_seg *ctrl, int bf_sz)
656 u16 ofst = MLX5_BF_OFFSET + sq->bf_offset;
658 /* ensure wqe is visible to device before updating doorbell record */
661 *sq->wq.db = cpu_to_be32(sq->pc);
663 /* ensure doorbell record is visible to device before ringing the
668 __iowrite64_copy(sq->uar_map + ofst, ctrl, bf_sz);
670 mlx5_write64((__be32 *)ctrl, sq->uar_map + ofst, NULL);
671 /* flush the write-combining mapped buffer */
674 sq->bf_offset ^= sq->bf_buf_size;
677 static inline void mlx5e_cq_arm(struct mlx5e_cq *cq)
679 struct mlx5_core_cq *mcq;
682 mlx5_cq_arm(mcq, MLX5_CQ_DB_REQ_NOT, mcq->uar->map, NULL, cq->wq.cc);
685 static inline int mlx5e_get_max_num_channels(struct mlx5_core_dev *mdev)
687 return min_t(int, mdev->priv.eq_table.num_comp_vectors,
688 MLX5E_MAX_NUM_CHANNELS);
691 static inline int mlx5e_get_mtt_octw(int npages)
693 return ALIGN(npages, 8) / 2;
696 extern const struct ethtool_ops mlx5e_ethtool_ops;
697 #ifdef CONFIG_MLX5_CORE_EN_DCB
698 extern const struct dcbnl_rtnl_ops mlx5e_dcbnl_ops;
699 int mlx5e_dcbnl_ieee_setets_core(struct mlx5e_priv *priv, struct ieee_ets *ets);
702 #ifndef CONFIG_RFS_ACCEL
703 static inline int mlx5e_arfs_create_tables(struct mlx5e_priv *priv)
708 static inline void mlx5e_arfs_destroy_tables(struct mlx5e_priv *priv) {}
710 static inline int mlx5e_arfs_enable(struct mlx5e_priv *priv)
715 static inline int mlx5e_arfs_disable(struct mlx5e_priv *priv)
720 int mlx5e_arfs_create_tables(struct mlx5e_priv *priv);
721 void mlx5e_arfs_destroy_tables(struct mlx5e_priv *priv);
722 int mlx5e_arfs_enable(struct mlx5e_priv *priv);
723 int mlx5e_arfs_disable(struct mlx5e_priv *priv);
724 int mlx5e_rx_flow_steer(struct net_device *dev, const struct sk_buff *skb,
725 u16 rxq_index, u32 flow_id);
728 u16 mlx5e_get_max_inline_cap(struct mlx5_core_dev *mdev);
730 #endif /* __MLX5_EN_H__ */