2 * Copyright (c) 2015-2016, Mellanox Technologies. All rights reserved.
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
33 #include <net/tc_act/tc_gact.h>
34 #include <net/pkt_cls.h>
35 #include <linux/mlx5/fs.h>
36 #include <net/vxlan.h>
42 struct mlx5e_rq_param {
43 u32 rqc[MLX5_ST_SZ_DW(rqc)];
44 struct mlx5_wq_param wq;
48 struct mlx5e_sq_param {
49 u32 sqc[MLX5_ST_SZ_DW(sqc)];
50 struct mlx5_wq_param wq;
56 struct mlx5e_cq_param {
57 u32 cqc[MLX5_ST_SZ_DW(cqc)];
58 struct mlx5_wq_param wq;
63 struct mlx5e_channel_param {
64 struct mlx5e_rq_param rq;
65 struct mlx5e_sq_param sq;
66 struct mlx5e_sq_param icosq;
67 struct mlx5e_cq_param rx_cq;
68 struct mlx5e_cq_param tx_cq;
69 struct mlx5e_cq_param icosq_cq;
72 static void mlx5e_update_carrier(struct mlx5e_priv *priv)
74 struct mlx5_core_dev *mdev = priv->mdev;
77 port_state = mlx5_query_vport_state(mdev,
78 MLX5_QUERY_VPORT_STATE_IN_OP_MOD_VNIC_VPORT, 0);
80 if (port_state == VPORT_STATE_UP) {
81 netdev_info(priv->netdev, "Link up\n");
82 netif_carrier_on(priv->netdev);
84 netdev_info(priv->netdev, "Link down\n");
85 netif_carrier_off(priv->netdev);
89 static void mlx5e_update_carrier_work(struct work_struct *work)
91 struct mlx5e_priv *priv = container_of(work, struct mlx5e_priv,
94 mutex_lock(&priv->state_lock);
95 if (test_bit(MLX5E_STATE_OPENED, &priv->state))
96 mlx5e_update_carrier(priv);
97 mutex_unlock(&priv->state_lock);
100 static void mlx5e_tx_timeout_work(struct work_struct *work)
102 struct mlx5e_priv *priv = container_of(work, struct mlx5e_priv,
107 mutex_lock(&priv->state_lock);
108 if (!test_bit(MLX5E_STATE_OPENED, &priv->state))
110 mlx5e_close_locked(priv->netdev);
111 err = mlx5e_open_locked(priv->netdev);
113 netdev_err(priv->netdev, "mlx5e_open_locked failed recovering from a tx_timeout, err(%d).\n",
116 mutex_unlock(&priv->state_lock);
120 static void mlx5e_update_sw_counters(struct mlx5e_priv *priv)
122 struct mlx5e_sw_stats *s = &priv->stats.sw;
123 struct mlx5e_rq_stats *rq_stats;
124 struct mlx5e_sq_stats *sq_stats;
125 u64 tx_offload_none = 0;
128 memset(s, 0, sizeof(*s));
129 for (i = 0; i < priv->params.num_channels; i++) {
130 rq_stats = &priv->channel[i]->rq.stats;
132 s->rx_packets += rq_stats->packets;
133 s->rx_bytes += rq_stats->bytes;
134 s->rx_lro_packets += rq_stats->lro_packets;
135 s->rx_lro_bytes += rq_stats->lro_bytes;
136 s->rx_csum_none += rq_stats->csum_none;
137 s->rx_csum_complete += rq_stats->csum_complete;
138 s->rx_csum_unnecessary_inner += rq_stats->csum_unnecessary_inner;
139 s->rx_wqe_err += rq_stats->wqe_err;
140 s->rx_mpwqe_filler += rq_stats->mpwqe_filler;
141 s->rx_mpwqe_frag += rq_stats->mpwqe_frag;
142 s->rx_buff_alloc_err += rq_stats->buff_alloc_err;
143 s->rx_cqe_compress_blks += rq_stats->cqe_compress_blks;
144 s->rx_cqe_compress_pkts += rq_stats->cqe_compress_pkts;
146 for (j = 0; j < priv->params.num_tc; j++) {
147 sq_stats = &priv->channel[i]->sq[j].stats;
149 s->tx_packets += sq_stats->packets;
150 s->tx_bytes += sq_stats->bytes;
151 s->tx_tso_packets += sq_stats->tso_packets;
152 s->tx_tso_bytes += sq_stats->tso_bytes;
153 s->tx_tso_inner_packets += sq_stats->tso_inner_packets;
154 s->tx_tso_inner_bytes += sq_stats->tso_inner_bytes;
155 s->tx_queue_stopped += sq_stats->stopped;
156 s->tx_queue_wake += sq_stats->wake;
157 s->tx_queue_dropped += sq_stats->dropped;
158 s->tx_xmit_more += sq_stats->xmit_more;
159 s->tx_csum_partial_inner += sq_stats->csum_partial_inner;
160 tx_offload_none += sq_stats->csum_none;
164 /* Update calculated offload counters */
165 s->tx_csum_partial = s->tx_packets - tx_offload_none - s->tx_csum_partial_inner;
166 s->rx_csum_unnecessary = s->rx_packets - s->rx_csum_none - s->rx_csum_complete;
168 s->link_down_events_phy = MLX5_GET(ppcnt_reg,
169 priv->stats.pport.phy_counters,
170 counter_set.phys_layer_cntrs.link_down_events);
173 static void mlx5e_update_vport_counters(struct mlx5e_priv *priv)
175 int outlen = MLX5_ST_SZ_BYTES(query_vport_counter_out);
176 u32 *out = (u32 *)priv->stats.vport.query_vport_out;
177 u32 in[MLX5_ST_SZ_DW(query_vport_counter_in)] = {0};
178 struct mlx5_core_dev *mdev = priv->mdev;
180 MLX5_SET(query_vport_counter_in, in, opcode,
181 MLX5_CMD_OP_QUERY_VPORT_COUNTER);
182 MLX5_SET(query_vport_counter_in, in, op_mod, 0);
183 MLX5_SET(query_vport_counter_in, in, other_vport, 0);
185 memset(out, 0, outlen);
186 mlx5_cmd_exec(mdev, in, sizeof(in), out, outlen);
189 static void mlx5e_update_pport_counters(struct mlx5e_priv *priv)
191 struct mlx5e_pport_stats *pstats = &priv->stats.pport;
192 struct mlx5_core_dev *mdev = priv->mdev;
193 int sz = MLX5_ST_SZ_BYTES(ppcnt_reg);
198 in = mlx5_vzalloc(sz);
202 MLX5_SET(ppcnt_reg, in, local_port, 1);
204 out = pstats->IEEE_802_3_counters;
205 MLX5_SET(ppcnt_reg, in, grp, MLX5_IEEE_802_3_COUNTERS_GROUP);
206 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
208 out = pstats->RFC_2863_counters;
209 MLX5_SET(ppcnt_reg, in, grp, MLX5_RFC_2863_COUNTERS_GROUP);
210 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
212 out = pstats->RFC_2819_counters;
213 MLX5_SET(ppcnt_reg, in, grp, MLX5_RFC_2819_COUNTERS_GROUP);
214 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
216 out = pstats->phy_counters;
217 MLX5_SET(ppcnt_reg, in, grp, MLX5_PHYSICAL_LAYER_COUNTERS_GROUP);
218 mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0);
220 MLX5_SET(ppcnt_reg, in, grp, MLX5_PER_PRIORITY_COUNTERS_GROUP);
221 for (prio = 0; prio < NUM_PPORT_PRIO; prio++) {
222 out = pstats->per_prio_counters[prio];
223 MLX5_SET(ppcnt_reg, in, prio_tc, prio);
224 mlx5_core_access_reg(mdev, in, sz, out, sz,
225 MLX5_REG_PPCNT, 0, 0);
232 static void mlx5e_update_q_counter(struct mlx5e_priv *priv)
234 struct mlx5e_qcounter_stats *qcnt = &priv->stats.qcnt;
236 if (!priv->q_counter)
239 mlx5_core_query_out_of_buffer(priv->mdev, priv->q_counter,
240 &qcnt->rx_out_of_buffer);
243 void mlx5e_update_stats(struct mlx5e_priv *priv)
245 mlx5e_update_q_counter(priv);
246 mlx5e_update_vport_counters(priv);
247 mlx5e_update_pport_counters(priv);
248 mlx5e_update_sw_counters(priv);
251 void mlx5e_update_stats_work(struct work_struct *work)
253 struct delayed_work *dwork = to_delayed_work(work);
254 struct mlx5e_priv *priv = container_of(dwork, struct mlx5e_priv,
256 mutex_lock(&priv->state_lock);
257 if (test_bit(MLX5E_STATE_OPENED, &priv->state)) {
258 priv->profile->update_stats(priv);
259 queue_delayed_work(priv->wq, dwork,
260 msecs_to_jiffies(MLX5E_UPDATE_STATS_INTERVAL));
262 mutex_unlock(&priv->state_lock);
265 static void mlx5e_async_event(struct mlx5_core_dev *mdev, void *vpriv,
266 enum mlx5_dev_event event, unsigned long param)
268 struct mlx5e_priv *priv = vpriv;
270 if (!test_bit(MLX5E_STATE_ASYNC_EVENTS_ENABLED, &priv->state))
274 case MLX5_DEV_EVENT_PORT_UP:
275 case MLX5_DEV_EVENT_PORT_DOWN:
276 queue_work(priv->wq, &priv->update_carrier_work);
284 static void mlx5e_enable_async_events(struct mlx5e_priv *priv)
286 set_bit(MLX5E_STATE_ASYNC_EVENTS_ENABLED, &priv->state);
289 static void mlx5e_disable_async_events(struct mlx5e_priv *priv)
291 clear_bit(MLX5E_STATE_ASYNC_EVENTS_ENABLED, &priv->state);
292 synchronize_irq(mlx5_get_msix_vec(priv->mdev, MLX5_EQ_VEC_ASYNC));
295 #define MLX5E_HW2SW_MTU(hwmtu) (hwmtu - (ETH_HLEN + VLAN_HLEN + ETH_FCS_LEN))
296 #define MLX5E_SW2HW_MTU(swmtu) (swmtu + (ETH_HLEN + VLAN_HLEN + ETH_FCS_LEN))
298 static int mlx5e_create_rq(struct mlx5e_channel *c,
299 struct mlx5e_rq_param *param,
302 struct mlx5e_priv *priv = c->priv;
303 struct mlx5_core_dev *mdev = priv->mdev;
304 void *rqc = param->rqc;
305 void *rqc_wq = MLX5_ADDR_OF(rqc, rqc, wq);
311 param->wq.db_numa_node = cpu_to_node(c->cpu);
313 err = mlx5_wq_ll_create(mdev, ¶m->wq, rqc_wq, &rq->wq,
318 rq->wq.db = &rq->wq.db[MLX5_RCV_DBR];
320 wq_sz = mlx5_wq_ll_get_size(&rq->wq);
322 switch (priv->params.rq_wq_type) {
323 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
324 rq->wqe_info = kzalloc_node(wq_sz * sizeof(*rq->wqe_info),
325 GFP_KERNEL, cpu_to_node(c->cpu));
328 goto err_rq_wq_destroy;
330 rq->handle_rx_cqe = mlx5e_handle_rx_cqe_mpwrq;
331 rq->alloc_wqe = mlx5e_alloc_rx_mpwqe;
332 rq->dealloc_wqe = mlx5e_dealloc_rx_mpwqe;
334 rq->mpwqe_mtt_offset = c->ix *
335 MLX5E_REQUIRED_MTTS(1, BIT(priv->params.log_rq_size));
337 rq->mpwqe_stride_sz = BIT(priv->params.mpwqe_log_stride_sz);
338 rq->mpwqe_num_strides = BIT(priv->params.mpwqe_log_num_strides);
339 rq->wqe_sz = rq->mpwqe_stride_sz * rq->mpwqe_num_strides;
340 byte_count = rq->wqe_sz;
342 default: /* MLX5_WQ_TYPE_LINKED_LIST */
343 rq->skb = kzalloc_node(wq_sz * sizeof(*rq->skb), GFP_KERNEL,
344 cpu_to_node(c->cpu));
347 goto err_rq_wq_destroy;
349 rq->handle_rx_cqe = mlx5e_handle_rx_cqe;
350 rq->alloc_wqe = mlx5e_alloc_rx_wqe;
351 rq->dealloc_wqe = mlx5e_dealloc_rx_wqe;
353 rq->wqe_sz = (priv->params.lro_en) ?
354 priv->params.lro_wqe_sz :
355 MLX5E_SW2HW_MTU(priv->netdev->mtu);
356 rq->wqe_sz = SKB_DATA_ALIGN(rq->wqe_sz);
357 byte_count = rq->wqe_sz;
358 byte_count |= MLX5_HW_START_PADDING;
361 for (i = 0; i < wq_sz; i++) {
362 struct mlx5e_rx_wqe *wqe = mlx5_wq_ll_get_wqe(&rq->wq, i);
364 wqe->data.byte_count = cpu_to_be32(byte_count);
367 INIT_WORK(&rq->am.work, mlx5e_rx_am_work);
368 rq->am.mode = priv->params.rx_cq_period_mode;
370 rq->wq_type = priv->params.rq_wq_type;
372 rq->netdev = c->netdev;
373 rq->tstamp = &priv->tstamp;
377 rq->mkey_be = c->mkey_be;
378 rq->umr_mkey_be = cpu_to_be32(c->priv->umr_mkey.key);
383 mlx5_wq_destroy(&rq->wq_ctrl);
388 static void mlx5e_destroy_rq(struct mlx5e_rq *rq)
390 switch (rq->wq_type) {
391 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
394 default: /* MLX5_WQ_TYPE_LINKED_LIST */
398 mlx5_wq_destroy(&rq->wq_ctrl);
401 static int mlx5e_enable_rq(struct mlx5e_rq *rq, struct mlx5e_rq_param *param)
403 struct mlx5e_priv *priv = rq->priv;
404 struct mlx5_core_dev *mdev = priv->mdev;
412 inlen = MLX5_ST_SZ_BYTES(create_rq_in) +
413 sizeof(u64) * rq->wq_ctrl.buf.npages;
414 in = mlx5_vzalloc(inlen);
418 rqc = MLX5_ADDR_OF(create_rq_in, in, ctx);
419 wq = MLX5_ADDR_OF(rqc, rqc, wq);
421 memcpy(rqc, param->rqc, sizeof(param->rqc));
423 MLX5_SET(rqc, rqc, cqn, rq->cq.mcq.cqn);
424 MLX5_SET(rqc, rqc, state, MLX5_RQC_STATE_RST);
425 MLX5_SET(rqc, rqc, vsd, priv->params.vlan_strip_disable);
426 MLX5_SET(wq, wq, log_wq_pg_sz, rq->wq_ctrl.buf.page_shift -
427 MLX5_ADAPTER_PAGE_SHIFT);
428 MLX5_SET64(wq, wq, dbr_addr, rq->wq_ctrl.db.dma);
430 mlx5_fill_page_array(&rq->wq_ctrl.buf,
431 (__be64 *)MLX5_ADDR_OF(wq, wq, pas));
433 err = mlx5_core_create_rq(mdev, in, inlen, &rq->rqn);
440 static int mlx5e_modify_rq_state(struct mlx5e_rq *rq, int curr_state,
443 struct mlx5e_channel *c = rq->channel;
444 struct mlx5e_priv *priv = c->priv;
445 struct mlx5_core_dev *mdev = priv->mdev;
452 inlen = MLX5_ST_SZ_BYTES(modify_rq_in);
453 in = mlx5_vzalloc(inlen);
457 rqc = MLX5_ADDR_OF(modify_rq_in, in, ctx);
459 MLX5_SET(modify_rq_in, in, rq_state, curr_state);
460 MLX5_SET(rqc, rqc, state, next_state);
462 err = mlx5_core_modify_rq(mdev, rq->rqn, in, inlen);
469 static int mlx5e_modify_rq_vsd(struct mlx5e_rq *rq, bool vsd)
471 struct mlx5e_channel *c = rq->channel;
472 struct mlx5e_priv *priv = c->priv;
473 struct mlx5_core_dev *mdev = priv->mdev;
480 inlen = MLX5_ST_SZ_BYTES(modify_rq_in);
481 in = mlx5_vzalloc(inlen);
485 rqc = MLX5_ADDR_OF(modify_rq_in, in, ctx);
487 MLX5_SET(modify_rq_in, in, rq_state, MLX5_RQC_STATE_RDY);
488 MLX5_SET64(modify_rq_in, in, modify_bitmask,
489 MLX5_MODIFY_RQ_IN_MODIFY_BITMASK_VSD);
490 MLX5_SET(rqc, rqc, vsd, vsd);
491 MLX5_SET(rqc, rqc, state, MLX5_RQC_STATE_RDY);
493 err = mlx5_core_modify_rq(mdev, rq->rqn, in, inlen);
500 static void mlx5e_disable_rq(struct mlx5e_rq *rq)
502 mlx5_core_destroy_rq(rq->priv->mdev, rq->rqn);
505 static int mlx5e_wait_for_min_rx_wqes(struct mlx5e_rq *rq)
507 unsigned long exp_time = jiffies + msecs_to_jiffies(20000);
508 struct mlx5e_channel *c = rq->channel;
509 struct mlx5e_priv *priv = c->priv;
510 struct mlx5_wq_ll *wq = &rq->wq;
512 while (time_before(jiffies, exp_time)) {
513 if (wq->cur_sz >= priv->params.min_rx_wqes)
522 static void mlx5e_free_rx_descs(struct mlx5e_rq *rq)
524 struct mlx5_wq_ll *wq = &rq->wq;
525 struct mlx5e_rx_wqe *wqe;
529 /* UMR WQE (if in progress) is always at wq->head */
530 if (test_bit(MLX5E_RQ_STATE_UMR_WQE_IN_PROGRESS, &rq->state))
531 mlx5e_free_rx_fragmented_mpwqe(rq, &rq->wqe_info[wq->head]);
533 while (!mlx5_wq_ll_is_empty(wq)) {
534 wqe_ix_be = *wq->tail_next;
535 wqe_ix = be16_to_cpu(wqe_ix_be);
536 wqe = mlx5_wq_ll_get_wqe(&rq->wq, wqe_ix);
537 rq->dealloc_wqe(rq, wqe_ix);
538 mlx5_wq_ll_pop(&rq->wq, wqe_ix_be,
539 &wqe->next.next_wqe_index);
543 static int mlx5e_open_rq(struct mlx5e_channel *c,
544 struct mlx5e_rq_param *param,
547 struct mlx5e_sq *sq = &c->icosq;
548 u16 pi = sq->pc & sq->wq.sz_m1;
551 err = mlx5e_create_rq(c, param, rq);
555 err = mlx5e_enable_rq(rq, param);
559 err = mlx5e_modify_rq_state(rq, MLX5_RQC_STATE_RST, MLX5_RQC_STATE_RDY);
563 if (param->am_enabled)
564 set_bit(MLX5E_RQ_STATE_AM, &c->rq.state);
566 sq->ico_wqe_info[pi].opcode = MLX5_OPCODE_NOP;
567 sq->ico_wqe_info[pi].num_wqebbs = 1;
568 mlx5e_send_nop(sq, true); /* trigger mlx5e_post_rx_wqes() */
573 mlx5e_disable_rq(rq);
575 mlx5e_destroy_rq(rq);
580 static void mlx5e_close_rq(struct mlx5e_rq *rq)
582 set_bit(MLX5E_RQ_STATE_FLUSH, &rq->state);
583 napi_synchronize(&rq->channel->napi); /* prevent mlx5e_post_rx_wqes */
584 cancel_work_sync(&rq->am.work);
586 mlx5e_disable_rq(rq);
587 mlx5e_free_rx_descs(rq);
588 mlx5e_destroy_rq(rq);
591 static void mlx5e_free_sq_db(struct mlx5e_sq *sq)
598 static int mlx5e_alloc_sq_db(struct mlx5e_sq *sq, int numa)
600 int wq_sz = mlx5_wq_cyc_get_size(&sq->wq);
601 int df_sz = wq_sz * MLX5_SEND_WQEBB_NUM_DS;
603 sq->skb = kzalloc_node(wq_sz * sizeof(*sq->skb), GFP_KERNEL, numa);
604 sq->dma_fifo = kzalloc_node(df_sz * sizeof(*sq->dma_fifo), GFP_KERNEL,
606 sq->wqe_info = kzalloc_node(wq_sz * sizeof(*sq->wqe_info), GFP_KERNEL,
609 if (!sq->skb || !sq->dma_fifo || !sq->wqe_info) {
610 mlx5e_free_sq_db(sq);
614 sq->dma_fifo_mask = df_sz - 1;
619 static int mlx5e_create_sq(struct mlx5e_channel *c,
621 struct mlx5e_sq_param *param,
624 struct mlx5e_priv *priv = c->priv;
625 struct mlx5_core_dev *mdev = priv->mdev;
627 void *sqc = param->sqc;
628 void *sqc_wq = MLX5_ADDR_OF(sqc, sqc, wq);
631 err = mlx5_alloc_map_uar(mdev, &sq->uar, !!MLX5_CAP_GEN(mdev, bf));
635 param->wq.db_numa_node = cpu_to_node(c->cpu);
637 err = mlx5_wq_cyc_create(mdev, ¶m->wq, sqc_wq, &sq->wq,
640 goto err_unmap_free_uar;
642 sq->wq.db = &sq->wq.db[MLX5_SND_DBR];
643 if (sq->uar.bf_map) {
644 set_bit(MLX5E_SQ_STATE_BF_ENABLE, &sq->state);
645 sq->uar_map = sq->uar.bf_map;
647 sq->uar_map = sq->uar.map;
649 sq->bf_buf_size = (1 << MLX5_CAP_GEN(mdev, log_bf_reg_size)) / 2;
650 sq->max_inline = param->max_inline;
651 sq->min_inline_mode =
652 MLX5_CAP_ETH(mdev, wqe_inline_mode) == MLX5E_INLINE_MODE_VPORT_CONTEXT ?
653 param->min_inline_mode : 0;
655 err = mlx5e_alloc_sq_db(sq, cpu_to_node(c->cpu));
657 goto err_sq_wq_destroy;
660 u8 wq_sz = mlx5_wq_cyc_get_size(&sq->wq);
662 sq->ico_wqe_info = kzalloc_node(sizeof(*sq->ico_wqe_info) *
665 cpu_to_node(c->cpu));
666 if (!sq->ico_wqe_info) {
673 txq_ix = c->ix + tc * priv->params.num_channels;
674 sq->txq = netdev_get_tx_queue(priv->netdev, txq_ix);
675 priv->txq_to_sq_map[txq_ix] = sq;
679 sq->tstamp = &priv->tstamp;
680 sq->mkey_be = c->mkey_be;
683 sq->edge = (sq->wq.sz_m1 + 1) - MLX5_SEND_WQE_MAX_WQEBBS;
684 sq->bf_budget = MLX5E_SQ_BF_BUDGET;
689 mlx5e_free_sq_db(sq);
692 mlx5_wq_destroy(&sq->wq_ctrl);
695 mlx5_unmap_free_uar(mdev, &sq->uar);
700 static void mlx5e_destroy_sq(struct mlx5e_sq *sq)
702 struct mlx5e_channel *c = sq->channel;
703 struct mlx5e_priv *priv = c->priv;
705 kfree(sq->ico_wqe_info);
706 mlx5e_free_sq_db(sq);
707 mlx5_wq_destroy(&sq->wq_ctrl);
708 mlx5_unmap_free_uar(priv->mdev, &sq->uar);
711 static int mlx5e_enable_sq(struct mlx5e_sq *sq, struct mlx5e_sq_param *param)
713 struct mlx5e_channel *c = sq->channel;
714 struct mlx5e_priv *priv = c->priv;
715 struct mlx5_core_dev *mdev = priv->mdev;
723 inlen = MLX5_ST_SZ_BYTES(create_sq_in) +
724 sizeof(u64) * sq->wq_ctrl.buf.npages;
725 in = mlx5_vzalloc(inlen);
729 sqc = MLX5_ADDR_OF(create_sq_in, in, ctx);
730 wq = MLX5_ADDR_OF(sqc, sqc, wq);
732 memcpy(sqc, param->sqc, sizeof(param->sqc));
734 MLX5_SET(sqc, sqc, tis_num_0, param->icosq ? 0 : priv->tisn[sq->tc]);
735 MLX5_SET(sqc, sqc, cqn, sq->cq.mcq.cqn);
736 MLX5_SET(sqc, sqc, min_wqe_inline_mode, sq->min_inline_mode);
737 MLX5_SET(sqc, sqc, state, MLX5_SQC_STATE_RST);
738 MLX5_SET(sqc, sqc, tis_lst_sz, param->icosq ? 0 : 1);
739 MLX5_SET(sqc, sqc, flush_in_error_en, 1);
741 MLX5_SET(wq, wq, wq_type, MLX5_WQ_TYPE_CYCLIC);
742 MLX5_SET(wq, wq, uar_page, sq->uar.index);
743 MLX5_SET(wq, wq, log_wq_pg_sz, sq->wq_ctrl.buf.page_shift -
744 MLX5_ADAPTER_PAGE_SHIFT);
745 MLX5_SET64(wq, wq, dbr_addr, sq->wq_ctrl.db.dma);
747 mlx5_fill_page_array(&sq->wq_ctrl.buf,
748 (__be64 *)MLX5_ADDR_OF(wq, wq, pas));
750 err = mlx5_core_create_sq(mdev, in, inlen, &sq->sqn);
757 static int mlx5e_modify_sq(struct mlx5e_sq *sq, int curr_state,
758 int next_state, bool update_rl, int rl_index)
760 struct mlx5e_channel *c = sq->channel;
761 struct mlx5e_priv *priv = c->priv;
762 struct mlx5_core_dev *mdev = priv->mdev;
769 inlen = MLX5_ST_SZ_BYTES(modify_sq_in);
770 in = mlx5_vzalloc(inlen);
774 sqc = MLX5_ADDR_OF(modify_sq_in, in, ctx);
776 MLX5_SET(modify_sq_in, in, sq_state, curr_state);
777 MLX5_SET(sqc, sqc, state, next_state);
778 if (update_rl && next_state == MLX5_SQC_STATE_RDY) {
779 MLX5_SET64(modify_sq_in, in, modify_bitmask, 1);
780 MLX5_SET(sqc, sqc, packet_pacing_rate_limit_index, rl_index);
783 err = mlx5_core_modify_sq(mdev, sq->sqn, in, inlen);
790 static void mlx5e_disable_sq(struct mlx5e_sq *sq)
792 struct mlx5e_channel *c = sq->channel;
793 struct mlx5e_priv *priv = c->priv;
794 struct mlx5_core_dev *mdev = priv->mdev;
796 mlx5_core_destroy_sq(mdev, sq->sqn);
798 mlx5_rl_remove_rate(mdev, sq->rate_limit);
801 static int mlx5e_open_sq(struct mlx5e_channel *c,
803 struct mlx5e_sq_param *param,
808 err = mlx5e_create_sq(c, tc, param, sq);
812 err = mlx5e_enable_sq(sq, param);
816 err = mlx5e_modify_sq(sq, MLX5_SQC_STATE_RST, MLX5_SQC_STATE_RDY,
822 netdev_tx_reset_queue(sq->txq);
823 netif_tx_start_queue(sq->txq);
829 mlx5e_disable_sq(sq);
831 mlx5e_destroy_sq(sq);
836 static inline void netif_tx_disable_queue(struct netdev_queue *txq)
838 __netif_tx_lock_bh(txq);
839 netif_tx_stop_queue(txq);
840 __netif_tx_unlock_bh(txq);
843 static void mlx5e_close_sq(struct mlx5e_sq *sq)
845 set_bit(MLX5E_SQ_STATE_FLUSH, &sq->state);
846 /* prevent netif_tx_wake_queue */
847 napi_synchronize(&sq->channel->napi);
850 netif_tx_disable_queue(sq->txq);
852 /* last doorbell out, godspeed .. */
853 if (mlx5e_sq_has_room_for(sq, 1))
854 mlx5e_send_nop(sq, true);
857 mlx5e_disable_sq(sq);
858 mlx5e_free_tx_descs(sq);
859 mlx5e_destroy_sq(sq);
862 static int mlx5e_create_cq(struct mlx5e_channel *c,
863 struct mlx5e_cq_param *param,
866 struct mlx5e_priv *priv = c->priv;
867 struct mlx5_core_dev *mdev = priv->mdev;
868 struct mlx5_core_cq *mcq = &cq->mcq;
874 param->wq.buf_numa_node = cpu_to_node(c->cpu);
875 param->wq.db_numa_node = cpu_to_node(c->cpu);
876 param->eq_ix = c->ix;
878 err = mlx5_cqwq_create(mdev, ¶m->wq, param->cqc, &cq->wq,
883 mlx5_vector2eqn(mdev, param->eq_ix, &eqn_not_used, &irqn);
888 mcq->set_ci_db = cq->wq_ctrl.db.db;
889 mcq->arm_db = cq->wq_ctrl.db.db + 1;
892 mcq->vector = param->eq_ix;
893 mcq->comp = mlx5e_completion_event;
894 mcq->event = mlx5e_cq_error_event;
896 mcq->uar = &mdev->mlx5e_res.cq_uar;
898 for (i = 0; i < mlx5_cqwq_get_size(&cq->wq); i++) {
899 struct mlx5_cqe64 *cqe = mlx5_cqwq_get_wqe(&cq->wq, i);
910 static void mlx5e_destroy_cq(struct mlx5e_cq *cq)
912 mlx5_wq_destroy(&cq->wq_ctrl);
915 static int mlx5e_enable_cq(struct mlx5e_cq *cq, struct mlx5e_cq_param *param)
917 struct mlx5e_priv *priv = cq->priv;
918 struct mlx5_core_dev *mdev = priv->mdev;
919 struct mlx5_core_cq *mcq = &cq->mcq;
924 unsigned int irqn_not_used;
928 inlen = MLX5_ST_SZ_BYTES(create_cq_in) +
929 sizeof(u64) * cq->wq_ctrl.buf.npages;
930 in = mlx5_vzalloc(inlen);
934 cqc = MLX5_ADDR_OF(create_cq_in, in, cq_context);
936 memcpy(cqc, param->cqc, sizeof(param->cqc));
938 mlx5_fill_page_array(&cq->wq_ctrl.buf,
939 (__be64 *)MLX5_ADDR_OF(create_cq_in, in, pas));
941 mlx5_vector2eqn(mdev, param->eq_ix, &eqn, &irqn_not_used);
943 MLX5_SET(cqc, cqc, cq_period_mode, param->cq_period_mode);
944 MLX5_SET(cqc, cqc, c_eqn, eqn);
945 MLX5_SET(cqc, cqc, uar_page, mcq->uar->index);
946 MLX5_SET(cqc, cqc, log_page_size, cq->wq_ctrl.buf.page_shift -
947 MLX5_ADAPTER_PAGE_SHIFT);
948 MLX5_SET64(cqc, cqc, dbr_addr, cq->wq_ctrl.db.dma);
950 err = mlx5_core_create_cq(mdev, mcq, in, inlen);
962 static void mlx5e_disable_cq(struct mlx5e_cq *cq)
964 struct mlx5e_priv *priv = cq->priv;
965 struct mlx5_core_dev *mdev = priv->mdev;
967 mlx5_core_destroy_cq(mdev, &cq->mcq);
970 static int mlx5e_open_cq(struct mlx5e_channel *c,
971 struct mlx5e_cq_param *param,
973 struct mlx5e_cq_moder moderation)
976 struct mlx5e_priv *priv = c->priv;
977 struct mlx5_core_dev *mdev = priv->mdev;
979 err = mlx5e_create_cq(c, param, cq);
983 err = mlx5e_enable_cq(cq, param);
987 if (MLX5_CAP_GEN(mdev, cq_moderation))
988 mlx5_core_modify_cq_moderation(mdev, &cq->mcq,
994 mlx5e_destroy_cq(cq);
999 static void mlx5e_close_cq(struct mlx5e_cq *cq)
1001 mlx5e_disable_cq(cq);
1002 mlx5e_destroy_cq(cq);
1005 static int mlx5e_get_cpu(struct mlx5e_priv *priv, int ix)
1007 return cpumask_first(priv->mdev->priv.irq_info[ix].mask);
1010 static int mlx5e_open_tx_cqs(struct mlx5e_channel *c,
1011 struct mlx5e_channel_param *cparam)
1013 struct mlx5e_priv *priv = c->priv;
1017 for (tc = 0; tc < c->num_tc; tc++) {
1018 err = mlx5e_open_cq(c, &cparam->tx_cq, &c->sq[tc].cq,
1019 priv->params.tx_cq_moderation);
1021 goto err_close_tx_cqs;
1027 for (tc--; tc >= 0; tc--)
1028 mlx5e_close_cq(&c->sq[tc].cq);
1033 static void mlx5e_close_tx_cqs(struct mlx5e_channel *c)
1037 for (tc = 0; tc < c->num_tc; tc++)
1038 mlx5e_close_cq(&c->sq[tc].cq);
1041 static int mlx5e_open_sqs(struct mlx5e_channel *c,
1042 struct mlx5e_channel_param *cparam)
1047 for (tc = 0; tc < c->num_tc; tc++) {
1048 err = mlx5e_open_sq(c, tc, &cparam->sq, &c->sq[tc]);
1056 for (tc--; tc >= 0; tc--)
1057 mlx5e_close_sq(&c->sq[tc]);
1062 static void mlx5e_close_sqs(struct mlx5e_channel *c)
1066 for (tc = 0; tc < c->num_tc; tc++)
1067 mlx5e_close_sq(&c->sq[tc]);
1070 static void mlx5e_build_channeltc_to_txq_map(struct mlx5e_priv *priv, int ix)
1074 for (i = 0; i < priv->profile->max_tc; i++)
1075 priv->channeltc_to_txq_map[ix][i] =
1076 ix + i * priv->params.num_channels;
1079 static int mlx5e_set_sq_maxrate(struct net_device *dev,
1080 struct mlx5e_sq *sq, u32 rate)
1082 struct mlx5e_priv *priv = netdev_priv(dev);
1083 struct mlx5_core_dev *mdev = priv->mdev;
1087 if (rate == sq->rate_limit)
1092 /* remove current rl index to free space to next ones */
1093 mlx5_rl_remove_rate(mdev, sq->rate_limit);
1098 err = mlx5_rl_add_rate(mdev, rate, &rl_index);
1100 netdev_err(dev, "Failed configuring rate %u: %d\n",
1106 err = mlx5e_modify_sq(sq, MLX5_SQC_STATE_RDY,
1107 MLX5_SQC_STATE_RDY, true, rl_index);
1109 netdev_err(dev, "Failed configuring rate %u: %d\n",
1111 /* remove the rate from the table */
1113 mlx5_rl_remove_rate(mdev, rate);
1117 sq->rate_limit = rate;
1121 static int mlx5e_set_tx_maxrate(struct net_device *dev, int index, u32 rate)
1123 struct mlx5e_priv *priv = netdev_priv(dev);
1124 struct mlx5_core_dev *mdev = priv->mdev;
1125 struct mlx5e_sq *sq = priv->txq_to_sq_map[index];
1128 if (!mlx5_rl_is_supported(mdev)) {
1129 netdev_err(dev, "Rate limiting is not supported on this device\n");
1133 /* rate is given in Mb/sec, HW config is in Kb/sec */
1136 /* Check whether rate in valid range, 0 is always valid */
1137 if (rate && !mlx5_rl_is_in_range(mdev, rate)) {
1138 netdev_err(dev, "TX rate %u, is not in range\n", rate);
1142 mutex_lock(&priv->state_lock);
1143 if (test_bit(MLX5E_STATE_OPENED, &priv->state))
1144 err = mlx5e_set_sq_maxrate(dev, sq, rate);
1146 priv->tx_rates[index] = rate;
1147 mutex_unlock(&priv->state_lock);
1152 static int mlx5e_open_channel(struct mlx5e_priv *priv, int ix,
1153 struct mlx5e_channel_param *cparam,
1154 struct mlx5e_channel **cp)
1156 struct mlx5e_cq_moder icosq_cq_moder = {0, 0};
1157 struct net_device *netdev = priv->netdev;
1158 struct mlx5e_cq_moder rx_cq_profile;
1159 int cpu = mlx5e_get_cpu(priv, ix);
1160 struct mlx5e_channel *c;
1161 struct mlx5e_sq *sq;
1165 c = kzalloc_node(sizeof(*c), GFP_KERNEL, cpu_to_node(cpu));
1172 c->pdev = &priv->mdev->pdev->dev;
1173 c->netdev = priv->netdev;
1174 c->mkey_be = cpu_to_be32(priv->mdev->mlx5e_res.mkey.key);
1175 c->num_tc = priv->params.num_tc;
1177 if (priv->params.rx_am_enabled)
1178 rx_cq_profile = mlx5e_am_get_def_profile(priv->params.rx_cq_period_mode);
1180 rx_cq_profile = priv->params.rx_cq_moderation;
1182 mlx5e_build_channeltc_to_txq_map(priv, ix);
1184 netif_napi_add(netdev, &c->napi, mlx5e_napi_poll, 64);
1186 err = mlx5e_open_cq(c, &cparam->icosq_cq, &c->icosq.cq, icosq_cq_moder);
1190 err = mlx5e_open_tx_cqs(c, cparam);
1192 goto err_close_icosq_cq;
1194 err = mlx5e_open_cq(c, &cparam->rx_cq, &c->rq.cq,
1197 goto err_close_tx_cqs;
1199 napi_enable(&c->napi);
1201 err = mlx5e_open_sq(c, 0, &cparam->icosq, &c->icosq);
1203 goto err_disable_napi;
1205 err = mlx5e_open_sqs(c, cparam);
1207 goto err_close_icosq;
1209 for (i = 0; i < priv->params.num_tc; i++) {
1210 u32 txq_ix = priv->channeltc_to_txq_map[ix][i];
1212 if (priv->tx_rates[txq_ix]) {
1213 sq = priv->txq_to_sq_map[txq_ix];
1214 mlx5e_set_sq_maxrate(priv->netdev, sq,
1215 priv->tx_rates[txq_ix]);
1219 err = mlx5e_open_rq(c, &cparam->rq, &c->rq);
1223 netif_set_xps_queue(netdev, get_cpu_mask(c->cpu), ix);
1232 mlx5e_close_sq(&c->icosq);
1235 napi_disable(&c->napi);
1236 mlx5e_close_cq(&c->rq.cq);
1239 mlx5e_close_tx_cqs(c);
1242 mlx5e_close_cq(&c->icosq.cq);
1245 netif_napi_del(&c->napi);
1246 napi_hash_del(&c->napi);
1252 static void mlx5e_close_channel(struct mlx5e_channel *c)
1254 mlx5e_close_rq(&c->rq);
1256 mlx5e_close_sq(&c->icosq);
1257 napi_disable(&c->napi);
1258 mlx5e_close_cq(&c->rq.cq);
1259 mlx5e_close_tx_cqs(c);
1260 mlx5e_close_cq(&c->icosq.cq);
1261 netif_napi_del(&c->napi);
1263 napi_hash_del(&c->napi);
1269 static void mlx5e_build_rq_param(struct mlx5e_priv *priv,
1270 struct mlx5e_rq_param *param)
1272 void *rqc = param->rqc;
1273 void *wq = MLX5_ADDR_OF(rqc, rqc, wq);
1275 switch (priv->params.rq_wq_type) {
1276 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
1277 MLX5_SET(wq, wq, log_wqe_num_of_strides,
1278 priv->params.mpwqe_log_num_strides - 9);
1279 MLX5_SET(wq, wq, log_wqe_stride_size,
1280 priv->params.mpwqe_log_stride_sz - 6);
1281 MLX5_SET(wq, wq, wq_type, MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ);
1283 default: /* MLX5_WQ_TYPE_LINKED_LIST */
1284 MLX5_SET(wq, wq, wq_type, MLX5_WQ_TYPE_LINKED_LIST);
1287 MLX5_SET(wq, wq, end_padding_mode, MLX5_WQ_END_PAD_MODE_ALIGN);
1288 MLX5_SET(wq, wq, log_wq_stride, ilog2(sizeof(struct mlx5e_rx_wqe)));
1289 MLX5_SET(wq, wq, log_wq_sz, priv->params.log_rq_size);
1290 MLX5_SET(wq, wq, pd, priv->mdev->mlx5e_res.pdn);
1291 MLX5_SET(rqc, rqc, counter_set_id, priv->q_counter);
1293 param->wq.buf_numa_node = dev_to_node(&priv->mdev->pdev->dev);
1294 param->wq.linear = 1;
1296 param->am_enabled = priv->params.rx_am_enabled;
1299 static void mlx5e_build_drop_rq_param(struct mlx5e_rq_param *param)
1301 void *rqc = param->rqc;
1302 void *wq = MLX5_ADDR_OF(rqc, rqc, wq);
1304 MLX5_SET(wq, wq, wq_type, MLX5_WQ_TYPE_LINKED_LIST);
1305 MLX5_SET(wq, wq, log_wq_stride, ilog2(sizeof(struct mlx5e_rx_wqe)));
1308 static void mlx5e_build_sq_param_common(struct mlx5e_priv *priv,
1309 struct mlx5e_sq_param *param)
1311 void *sqc = param->sqc;
1312 void *wq = MLX5_ADDR_OF(sqc, sqc, wq);
1314 MLX5_SET(wq, wq, log_wq_stride, ilog2(MLX5_SEND_WQE_BB));
1315 MLX5_SET(wq, wq, pd, priv->mdev->mlx5e_res.pdn);
1317 param->wq.buf_numa_node = dev_to_node(&priv->mdev->pdev->dev);
1320 static void mlx5e_build_sq_param(struct mlx5e_priv *priv,
1321 struct mlx5e_sq_param *param)
1323 void *sqc = param->sqc;
1324 void *wq = MLX5_ADDR_OF(sqc, sqc, wq);
1326 mlx5e_build_sq_param_common(priv, param);
1327 MLX5_SET(wq, wq, log_wq_sz, priv->params.log_sq_size);
1329 param->max_inline = priv->params.tx_max_inline;
1330 param->min_inline_mode = priv->params.tx_min_inline_mode;
1333 static void mlx5e_build_common_cq_param(struct mlx5e_priv *priv,
1334 struct mlx5e_cq_param *param)
1336 void *cqc = param->cqc;
1338 MLX5_SET(cqc, cqc, uar_page, priv->mdev->mlx5e_res.cq_uar.index);
1341 static void mlx5e_build_rx_cq_param(struct mlx5e_priv *priv,
1342 struct mlx5e_cq_param *param)
1344 void *cqc = param->cqc;
1347 switch (priv->params.rq_wq_type) {
1348 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
1349 log_cq_size = priv->params.log_rq_size +
1350 priv->params.mpwqe_log_num_strides;
1352 default: /* MLX5_WQ_TYPE_LINKED_LIST */
1353 log_cq_size = priv->params.log_rq_size;
1356 MLX5_SET(cqc, cqc, log_cq_size, log_cq_size);
1357 if (priv->params.rx_cqe_compress) {
1358 MLX5_SET(cqc, cqc, mini_cqe_res_format, MLX5_CQE_FORMAT_CSUM);
1359 MLX5_SET(cqc, cqc, cqe_comp_en, 1);
1362 mlx5e_build_common_cq_param(priv, param);
1364 param->cq_period_mode = priv->params.rx_cq_period_mode;
1367 static void mlx5e_build_tx_cq_param(struct mlx5e_priv *priv,
1368 struct mlx5e_cq_param *param)
1370 void *cqc = param->cqc;
1372 MLX5_SET(cqc, cqc, log_cq_size, priv->params.log_sq_size);
1374 mlx5e_build_common_cq_param(priv, param);
1376 param->cq_period_mode = MLX5_CQ_PERIOD_MODE_START_FROM_EQE;
1379 static void mlx5e_build_ico_cq_param(struct mlx5e_priv *priv,
1380 struct mlx5e_cq_param *param,
1383 void *cqc = param->cqc;
1385 MLX5_SET(cqc, cqc, log_cq_size, log_wq_size);
1387 mlx5e_build_common_cq_param(priv, param);
1389 param->cq_period_mode = MLX5_CQ_PERIOD_MODE_START_FROM_EQE;
1392 static void mlx5e_build_icosq_param(struct mlx5e_priv *priv,
1393 struct mlx5e_sq_param *param,
1396 void *sqc = param->sqc;
1397 void *wq = MLX5_ADDR_OF(sqc, sqc, wq);
1399 mlx5e_build_sq_param_common(priv, param);
1401 MLX5_SET(wq, wq, log_wq_sz, log_wq_size);
1402 MLX5_SET(sqc, sqc, reg_umr, MLX5_CAP_ETH(priv->mdev, reg_umr_sq));
1404 param->icosq = true;
1407 static void mlx5e_build_channel_param(struct mlx5e_priv *priv, struct mlx5e_channel_param *cparam)
1409 u8 icosq_log_wq_sz = MLX5E_PARAMS_MINIMUM_LOG_SQ_SIZE;
1411 mlx5e_build_rq_param(priv, &cparam->rq);
1412 mlx5e_build_sq_param(priv, &cparam->sq);
1413 mlx5e_build_icosq_param(priv, &cparam->icosq, icosq_log_wq_sz);
1414 mlx5e_build_rx_cq_param(priv, &cparam->rx_cq);
1415 mlx5e_build_tx_cq_param(priv, &cparam->tx_cq);
1416 mlx5e_build_ico_cq_param(priv, &cparam->icosq_cq, icosq_log_wq_sz);
1419 static int mlx5e_open_channels(struct mlx5e_priv *priv)
1421 struct mlx5e_channel_param *cparam;
1422 int nch = priv->params.num_channels;
1427 priv->channel = kcalloc(nch, sizeof(struct mlx5e_channel *),
1430 priv->txq_to_sq_map = kcalloc(nch * priv->params.num_tc,
1431 sizeof(struct mlx5e_sq *), GFP_KERNEL);
1433 cparam = kzalloc(sizeof(struct mlx5e_channel_param), GFP_KERNEL);
1435 if (!priv->channel || !priv->txq_to_sq_map || !cparam)
1436 goto err_free_txq_to_sq_map;
1438 mlx5e_build_channel_param(priv, cparam);
1440 for (i = 0; i < nch; i++) {
1441 err = mlx5e_open_channel(priv, i, cparam, &priv->channel[i]);
1443 goto err_close_channels;
1446 for (j = 0; j < nch; j++) {
1447 err = mlx5e_wait_for_min_rx_wqes(&priv->channel[j]->rq);
1449 goto err_close_channels;
1452 /* FIXME: This is a W/A for tx timeout watch dog false alarm when
1453 * polling for inactive tx queues.
1455 netif_tx_start_all_queues(priv->netdev);
1461 for (i--; i >= 0; i--)
1462 mlx5e_close_channel(priv->channel[i]);
1464 err_free_txq_to_sq_map:
1465 kfree(priv->txq_to_sq_map);
1466 kfree(priv->channel);
1472 static void mlx5e_close_channels(struct mlx5e_priv *priv)
1476 /* FIXME: This is a W/A only for tx timeout watch dog false alarm when
1477 * polling for inactive tx queues.
1479 netif_tx_stop_all_queues(priv->netdev);
1480 netif_tx_disable(priv->netdev);
1482 for (i = 0; i < priv->params.num_channels; i++)
1483 mlx5e_close_channel(priv->channel[i]);
1485 kfree(priv->txq_to_sq_map);
1486 kfree(priv->channel);
1489 static int mlx5e_rx_hash_fn(int hfunc)
1491 return (hfunc == ETH_RSS_HASH_TOP) ?
1492 MLX5_RX_HASH_FN_TOEPLITZ :
1493 MLX5_RX_HASH_FN_INVERTED_XOR8;
1496 static int mlx5e_bits_invert(unsigned long a, int size)
1501 for (i = 0; i < size; i++)
1502 inv |= (test_bit(size - i - 1, &a) ? 1 : 0) << i;
1507 static void mlx5e_fill_indir_rqt_rqns(struct mlx5e_priv *priv, void *rqtc)
1511 for (i = 0; i < MLX5E_INDIR_RQT_SIZE; i++) {
1515 if (priv->params.rss_hfunc == ETH_RSS_HASH_XOR)
1516 ix = mlx5e_bits_invert(i, MLX5E_LOG_INDIR_RQT_SIZE);
1518 ix = priv->params.indirection_rqt[ix];
1519 rqn = test_bit(MLX5E_STATE_OPENED, &priv->state) ?
1520 priv->channel[ix]->rq.rqn :
1522 MLX5_SET(rqtc, rqtc, rq_num[i], rqn);
1526 static void mlx5e_fill_direct_rqt_rqn(struct mlx5e_priv *priv, void *rqtc,
1529 u32 rqn = test_bit(MLX5E_STATE_OPENED, &priv->state) ?
1530 priv->channel[ix]->rq.rqn :
1533 MLX5_SET(rqtc, rqtc, rq_num[0], rqn);
1536 static int mlx5e_create_rqt(struct mlx5e_priv *priv, int sz,
1537 int ix, struct mlx5e_rqt *rqt)
1539 struct mlx5_core_dev *mdev = priv->mdev;
1545 inlen = MLX5_ST_SZ_BYTES(create_rqt_in) + sizeof(u32) * sz;
1546 in = mlx5_vzalloc(inlen);
1550 rqtc = MLX5_ADDR_OF(create_rqt_in, in, rqt_context);
1552 MLX5_SET(rqtc, rqtc, rqt_actual_size, sz);
1553 MLX5_SET(rqtc, rqtc, rqt_max_size, sz);
1555 if (sz > 1) /* RSS */
1556 mlx5e_fill_indir_rqt_rqns(priv, rqtc);
1558 mlx5e_fill_direct_rqt_rqn(priv, rqtc, ix);
1560 err = mlx5_core_create_rqt(mdev, in, inlen, &rqt->rqtn);
1562 rqt->enabled = true;
1568 void mlx5e_destroy_rqt(struct mlx5e_priv *priv, struct mlx5e_rqt *rqt)
1570 rqt->enabled = false;
1571 mlx5_core_destroy_rqt(priv->mdev, rqt->rqtn);
1574 static int mlx5e_create_indirect_rqts(struct mlx5e_priv *priv)
1576 struct mlx5e_rqt *rqt = &priv->indir_rqt;
1578 return mlx5e_create_rqt(priv, MLX5E_INDIR_RQT_SIZE, 0, rqt);
1581 int mlx5e_create_direct_rqts(struct mlx5e_priv *priv)
1583 struct mlx5e_rqt *rqt;
1587 for (ix = 0; ix < priv->profile->max_nch(priv->mdev); ix++) {
1588 rqt = &priv->direct_tir[ix].rqt;
1589 err = mlx5e_create_rqt(priv, 1 /*size */, ix, rqt);
1591 goto err_destroy_rqts;
1597 for (ix--; ix >= 0; ix--)
1598 mlx5e_destroy_rqt(priv, &priv->direct_tir[ix].rqt);
1603 int mlx5e_redirect_rqt(struct mlx5e_priv *priv, u32 rqtn, int sz, int ix)
1605 struct mlx5_core_dev *mdev = priv->mdev;
1611 inlen = MLX5_ST_SZ_BYTES(modify_rqt_in) + sizeof(u32) * sz;
1612 in = mlx5_vzalloc(inlen);
1616 rqtc = MLX5_ADDR_OF(modify_rqt_in, in, ctx);
1618 MLX5_SET(rqtc, rqtc, rqt_actual_size, sz);
1619 if (sz > 1) /* RSS */
1620 mlx5e_fill_indir_rqt_rqns(priv, rqtc);
1622 mlx5e_fill_direct_rqt_rqn(priv, rqtc, ix);
1624 MLX5_SET(modify_rqt_in, in, bitmask.rqn_list, 1);
1626 err = mlx5_core_modify_rqt(mdev, rqtn, in, inlen);
1633 static void mlx5e_redirect_rqts(struct mlx5e_priv *priv)
1638 if (priv->indir_rqt.enabled) {
1639 rqtn = priv->indir_rqt.rqtn;
1640 mlx5e_redirect_rqt(priv, rqtn, MLX5E_INDIR_RQT_SIZE, 0);
1643 for (ix = 0; ix < priv->params.num_channels; ix++) {
1644 if (!priv->direct_tir[ix].rqt.enabled)
1646 rqtn = priv->direct_tir[ix].rqt.rqtn;
1647 mlx5e_redirect_rqt(priv, rqtn, 1, ix);
1651 static void mlx5e_build_tir_ctx_lro(void *tirc, struct mlx5e_priv *priv)
1653 if (!priv->params.lro_en)
1656 #define ROUGH_MAX_L2_L3_HDR_SZ 256
1658 MLX5_SET(tirc, tirc, lro_enable_mask,
1659 MLX5_TIRC_LRO_ENABLE_MASK_IPV4_LRO |
1660 MLX5_TIRC_LRO_ENABLE_MASK_IPV6_LRO);
1661 MLX5_SET(tirc, tirc, lro_max_ip_payload_size,
1662 (priv->params.lro_wqe_sz -
1663 ROUGH_MAX_L2_L3_HDR_SZ) >> 8);
1664 MLX5_SET(tirc, tirc, lro_timeout_period_usecs,
1665 MLX5_CAP_ETH(priv->mdev,
1666 lro_timer_supported_periods[2]));
1669 void mlx5e_build_tir_ctx_hash(void *tirc, struct mlx5e_priv *priv)
1671 MLX5_SET(tirc, tirc, rx_hash_fn,
1672 mlx5e_rx_hash_fn(priv->params.rss_hfunc));
1673 if (priv->params.rss_hfunc == ETH_RSS_HASH_TOP) {
1674 void *rss_key = MLX5_ADDR_OF(tirc, tirc,
1675 rx_hash_toeplitz_key);
1676 size_t len = MLX5_FLD_SZ_BYTES(tirc,
1677 rx_hash_toeplitz_key);
1679 MLX5_SET(tirc, tirc, rx_hash_symmetric, 1);
1680 memcpy(rss_key, priv->params.toeplitz_hash_key, len);
1684 static int mlx5e_modify_tirs_lro(struct mlx5e_priv *priv)
1686 struct mlx5_core_dev *mdev = priv->mdev;
1695 inlen = MLX5_ST_SZ_BYTES(modify_tir_in);
1696 in = mlx5_vzalloc(inlen);
1700 MLX5_SET(modify_tir_in, in, bitmask.lro, 1);
1701 tirc = MLX5_ADDR_OF(modify_tir_in, in, ctx);
1703 mlx5e_build_tir_ctx_lro(tirc, priv);
1705 for (tt = 0; tt < MLX5E_NUM_INDIR_TIRS; tt++) {
1706 err = mlx5_core_modify_tir(mdev, priv->indir_tir[tt].tirn, in,
1712 for (ix = 0; ix < priv->profile->max_nch(priv->mdev); ix++) {
1713 err = mlx5_core_modify_tir(mdev, priv->direct_tir[ix].tirn,
1725 static int mlx5e_set_mtu(struct mlx5e_priv *priv, u16 mtu)
1727 struct mlx5_core_dev *mdev = priv->mdev;
1728 u16 hw_mtu = MLX5E_SW2HW_MTU(mtu);
1731 err = mlx5_set_port_mtu(mdev, hw_mtu, 1);
1735 /* Update vport context MTU */
1736 mlx5_modify_nic_vport_mtu(mdev, hw_mtu);
1740 static void mlx5e_query_mtu(struct mlx5e_priv *priv, u16 *mtu)
1742 struct mlx5_core_dev *mdev = priv->mdev;
1746 err = mlx5_query_nic_vport_mtu(mdev, &hw_mtu);
1747 if (err || !hw_mtu) /* fallback to port oper mtu */
1748 mlx5_query_port_oper_mtu(mdev, &hw_mtu, 1);
1750 *mtu = MLX5E_HW2SW_MTU(hw_mtu);
1753 static int mlx5e_set_dev_port_mtu(struct net_device *netdev)
1755 struct mlx5e_priv *priv = netdev_priv(netdev);
1759 err = mlx5e_set_mtu(priv, netdev->mtu);
1763 mlx5e_query_mtu(priv, &mtu);
1764 if (mtu != netdev->mtu)
1765 netdev_warn(netdev, "%s: VPort MTU %d is different than netdev mtu %d\n",
1766 __func__, mtu, netdev->mtu);
1772 static void mlx5e_netdev_set_tcs(struct net_device *netdev)
1774 struct mlx5e_priv *priv = netdev_priv(netdev);
1775 int nch = priv->params.num_channels;
1776 int ntc = priv->params.num_tc;
1779 netdev_reset_tc(netdev);
1784 netdev_set_num_tc(netdev, ntc);
1786 /* Map netdev TCs to offset 0
1787 * We have our own UP to TXQ mapping for QoS
1789 for (tc = 0; tc < ntc; tc++)
1790 netdev_set_tc_queue(netdev, tc, nch, 0);
1793 int mlx5e_open_locked(struct net_device *netdev)
1795 struct mlx5e_priv *priv = netdev_priv(netdev);
1796 struct mlx5_core_dev *mdev = priv->mdev;
1800 set_bit(MLX5E_STATE_OPENED, &priv->state);
1802 mlx5e_netdev_set_tcs(netdev);
1804 num_txqs = priv->params.num_channels * priv->params.num_tc;
1805 netif_set_real_num_tx_queues(netdev, num_txqs);
1806 netif_set_real_num_rx_queues(netdev, priv->params.num_channels);
1808 err = mlx5e_open_channels(priv);
1810 netdev_err(netdev, "%s: mlx5e_open_channels failed, %d\n",
1812 goto err_clear_state_opened_flag;
1815 err = mlx5e_refresh_tirs_self_loopback_enable(priv->mdev);
1817 netdev_err(netdev, "%s: mlx5e_refresh_tirs_self_loopback_enable failed, %d\n",
1819 goto err_close_channels;
1822 mlx5e_redirect_rqts(priv);
1823 mlx5e_update_carrier(priv);
1824 mlx5e_timestamp_init(priv);
1825 #ifdef CONFIG_RFS_ACCEL
1826 priv->netdev->rx_cpu_rmap = priv->mdev->rmap;
1828 if (priv->profile->update_stats)
1829 queue_delayed_work(priv->wq, &priv->update_stats_work, 0);
1831 if (MLX5_CAP_GEN(mdev, vport_group_manager)) {
1832 err = mlx5e_add_sqs_fwd_rules(priv);
1834 goto err_close_channels;
1839 mlx5e_close_channels(priv);
1840 err_clear_state_opened_flag:
1841 clear_bit(MLX5E_STATE_OPENED, &priv->state);
1845 int mlx5e_open(struct net_device *netdev)
1847 struct mlx5e_priv *priv = netdev_priv(netdev);
1850 mutex_lock(&priv->state_lock);
1851 err = mlx5e_open_locked(netdev);
1852 mutex_unlock(&priv->state_lock);
1857 int mlx5e_close_locked(struct net_device *netdev)
1859 struct mlx5e_priv *priv = netdev_priv(netdev);
1860 struct mlx5_core_dev *mdev = priv->mdev;
1862 /* May already be CLOSED in case a previous configuration operation
1863 * (e.g RX/TX queue size change) that involves close&open failed.
1865 if (!test_bit(MLX5E_STATE_OPENED, &priv->state))
1868 clear_bit(MLX5E_STATE_OPENED, &priv->state);
1870 if (MLX5_CAP_GEN(mdev, vport_group_manager))
1871 mlx5e_remove_sqs_fwd_rules(priv);
1873 mlx5e_timestamp_cleanup(priv);
1874 netif_carrier_off(priv->netdev);
1875 mlx5e_redirect_rqts(priv);
1876 mlx5e_close_channels(priv);
1881 int mlx5e_close(struct net_device *netdev)
1883 struct mlx5e_priv *priv = netdev_priv(netdev);
1886 mutex_lock(&priv->state_lock);
1887 err = mlx5e_close_locked(netdev);
1888 mutex_unlock(&priv->state_lock);
1893 static int mlx5e_create_drop_rq(struct mlx5e_priv *priv,
1894 struct mlx5e_rq *rq,
1895 struct mlx5e_rq_param *param)
1897 struct mlx5_core_dev *mdev = priv->mdev;
1898 void *rqc = param->rqc;
1899 void *rqc_wq = MLX5_ADDR_OF(rqc, rqc, wq);
1902 param->wq.db_numa_node = param->wq.buf_numa_node;
1904 err = mlx5_wq_ll_create(mdev, ¶m->wq, rqc_wq, &rq->wq,
1914 static int mlx5e_create_drop_cq(struct mlx5e_priv *priv,
1915 struct mlx5e_cq *cq,
1916 struct mlx5e_cq_param *param)
1918 struct mlx5_core_dev *mdev = priv->mdev;
1919 struct mlx5_core_cq *mcq = &cq->mcq;
1924 err = mlx5_cqwq_create(mdev, ¶m->wq, param->cqc, &cq->wq,
1929 mlx5_vector2eqn(mdev, param->eq_ix, &eqn_not_used, &irqn);
1932 mcq->set_ci_db = cq->wq_ctrl.db.db;
1933 mcq->arm_db = cq->wq_ctrl.db.db + 1;
1934 *mcq->set_ci_db = 0;
1936 mcq->vector = param->eq_ix;
1937 mcq->comp = mlx5e_completion_event;
1938 mcq->event = mlx5e_cq_error_event;
1940 mcq->uar = &mdev->mlx5e_res.cq_uar;
1947 static int mlx5e_open_drop_rq(struct mlx5e_priv *priv)
1949 struct mlx5e_cq_param cq_param;
1950 struct mlx5e_rq_param rq_param;
1951 struct mlx5e_rq *rq = &priv->drop_rq;
1952 struct mlx5e_cq *cq = &priv->drop_rq.cq;
1955 memset(&cq_param, 0, sizeof(cq_param));
1956 memset(&rq_param, 0, sizeof(rq_param));
1957 mlx5e_build_drop_rq_param(&rq_param);
1959 err = mlx5e_create_drop_cq(priv, cq, &cq_param);
1963 err = mlx5e_enable_cq(cq, &cq_param);
1965 goto err_destroy_cq;
1967 err = mlx5e_create_drop_rq(priv, rq, &rq_param);
1969 goto err_disable_cq;
1971 err = mlx5e_enable_rq(rq, &rq_param);
1973 goto err_destroy_rq;
1978 mlx5e_destroy_rq(&priv->drop_rq);
1981 mlx5e_disable_cq(&priv->drop_rq.cq);
1984 mlx5e_destroy_cq(&priv->drop_rq.cq);
1989 static void mlx5e_close_drop_rq(struct mlx5e_priv *priv)
1991 mlx5e_disable_rq(&priv->drop_rq);
1992 mlx5e_destroy_rq(&priv->drop_rq);
1993 mlx5e_disable_cq(&priv->drop_rq.cq);
1994 mlx5e_destroy_cq(&priv->drop_rq.cq);
1997 static int mlx5e_create_tis(struct mlx5e_priv *priv, int tc)
1999 struct mlx5_core_dev *mdev = priv->mdev;
2000 u32 in[MLX5_ST_SZ_DW(create_tis_in)] = {0};
2001 void *tisc = MLX5_ADDR_OF(create_tis_in, in, ctx);
2003 MLX5_SET(tisc, tisc, prio, tc << 1);
2004 MLX5_SET(tisc, tisc, transport_domain, mdev->mlx5e_res.td.tdn);
2006 if (mlx5_lag_is_lacp_owner(mdev))
2007 MLX5_SET(tisc, tisc, strict_lag_tx_port_affinity, 1);
2009 return mlx5_core_create_tis(mdev, in, sizeof(in), &priv->tisn[tc]);
2012 static void mlx5e_destroy_tis(struct mlx5e_priv *priv, int tc)
2014 mlx5_core_destroy_tis(priv->mdev, priv->tisn[tc]);
2017 int mlx5e_create_tises(struct mlx5e_priv *priv)
2022 for (tc = 0; tc < priv->profile->max_tc; tc++) {
2023 err = mlx5e_create_tis(priv, tc);
2025 goto err_close_tises;
2031 for (tc--; tc >= 0; tc--)
2032 mlx5e_destroy_tis(priv, tc);
2037 void mlx5e_cleanup_nic_tx(struct mlx5e_priv *priv)
2041 for (tc = 0; tc < priv->profile->max_tc; tc++)
2042 mlx5e_destroy_tis(priv, tc);
2045 static void mlx5e_build_indir_tir_ctx(struct mlx5e_priv *priv, u32 *tirc,
2046 enum mlx5e_traffic_types tt)
2048 void *hfso = MLX5_ADDR_OF(tirc, tirc, rx_hash_field_selector_outer);
2050 MLX5_SET(tirc, tirc, transport_domain, priv->mdev->mlx5e_res.td.tdn);
2052 #define MLX5_HASH_IP (MLX5_HASH_FIELD_SEL_SRC_IP |\
2053 MLX5_HASH_FIELD_SEL_DST_IP)
2055 #define MLX5_HASH_IP_L4PORTS (MLX5_HASH_FIELD_SEL_SRC_IP |\
2056 MLX5_HASH_FIELD_SEL_DST_IP |\
2057 MLX5_HASH_FIELD_SEL_L4_SPORT |\
2058 MLX5_HASH_FIELD_SEL_L4_DPORT)
2060 #define MLX5_HASH_IP_IPSEC_SPI (MLX5_HASH_FIELD_SEL_SRC_IP |\
2061 MLX5_HASH_FIELD_SEL_DST_IP |\
2062 MLX5_HASH_FIELD_SEL_IPSEC_SPI)
2064 mlx5e_build_tir_ctx_lro(tirc, priv);
2066 MLX5_SET(tirc, tirc, disp_type, MLX5_TIRC_DISP_TYPE_INDIRECT);
2067 MLX5_SET(tirc, tirc, indirect_table, priv->indir_rqt.rqtn);
2068 mlx5e_build_tir_ctx_hash(tirc, priv);
2071 case MLX5E_TT_IPV4_TCP:
2072 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2073 MLX5_L3_PROT_TYPE_IPV4);
2074 MLX5_SET(rx_hash_field_select, hfso, l4_prot_type,
2075 MLX5_L4_PROT_TYPE_TCP);
2076 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2077 MLX5_HASH_IP_L4PORTS);
2080 case MLX5E_TT_IPV6_TCP:
2081 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2082 MLX5_L3_PROT_TYPE_IPV6);
2083 MLX5_SET(rx_hash_field_select, hfso, l4_prot_type,
2084 MLX5_L4_PROT_TYPE_TCP);
2085 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2086 MLX5_HASH_IP_L4PORTS);
2089 case MLX5E_TT_IPV4_UDP:
2090 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2091 MLX5_L3_PROT_TYPE_IPV4);
2092 MLX5_SET(rx_hash_field_select, hfso, l4_prot_type,
2093 MLX5_L4_PROT_TYPE_UDP);
2094 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2095 MLX5_HASH_IP_L4PORTS);
2098 case MLX5E_TT_IPV6_UDP:
2099 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2100 MLX5_L3_PROT_TYPE_IPV6);
2101 MLX5_SET(rx_hash_field_select, hfso, l4_prot_type,
2102 MLX5_L4_PROT_TYPE_UDP);
2103 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2104 MLX5_HASH_IP_L4PORTS);
2107 case MLX5E_TT_IPV4_IPSEC_AH:
2108 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2109 MLX5_L3_PROT_TYPE_IPV4);
2110 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2111 MLX5_HASH_IP_IPSEC_SPI);
2114 case MLX5E_TT_IPV6_IPSEC_AH:
2115 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2116 MLX5_L3_PROT_TYPE_IPV6);
2117 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2118 MLX5_HASH_IP_IPSEC_SPI);
2121 case MLX5E_TT_IPV4_IPSEC_ESP:
2122 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2123 MLX5_L3_PROT_TYPE_IPV4);
2124 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2125 MLX5_HASH_IP_IPSEC_SPI);
2128 case MLX5E_TT_IPV6_IPSEC_ESP:
2129 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2130 MLX5_L3_PROT_TYPE_IPV6);
2131 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2132 MLX5_HASH_IP_IPSEC_SPI);
2136 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2137 MLX5_L3_PROT_TYPE_IPV4);
2138 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2143 MLX5_SET(rx_hash_field_select, hfso, l3_prot_type,
2144 MLX5_L3_PROT_TYPE_IPV6);
2145 MLX5_SET(rx_hash_field_select, hfso, selected_fields,
2150 "mlx5e_build_indir_tir_ctx: bad traffic type!\n");
2154 static void mlx5e_build_direct_tir_ctx(struct mlx5e_priv *priv, u32 *tirc,
2157 MLX5_SET(tirc, tirc, transport_domain, priv->mdev->mlx5e_res.td.tdn);
2159 mlx5e_build_tir_ctx_lro(tirc, priv);
2161 MLX5_SET(tirc, tirc, disp_type, MLX5_TIRC_DISP_TYPE_INDIRECT);
2162 MLX5_SET(tirc, tirc, indirect_table, rqtn);
2163 MLX5_SET(tirc, tirc, rx_hash_fn, MLX5_RX_HASH_FN_INVERTED_XOR8);
2166 static int mlx5e_create_indirect_tirs(struct mlx5e_priv *priv)
2168 struct mlx5e_tir *tir;
2175 inlen = MLX5_ST_SZ_BYTES(create_tir_in);
2176 in = mlx5_vzalloc(inlen);
2180 for (tt = 0; tt < MLX5E_NUM_INDIR_TIRS; tt++) {
2181 memset(in, 0, inlen);
2182 tir = &priv->indir_tir[tt];
2183 tirc = MLX5_ADDR_OF(create_tir_in, in, ctx);
2184 mlx5e_build_indir_tir_ctx(priv, tirc, tt);
2185 err = mlx5e_create_tir(priv->mdev, tir, in, inlen);
2187 goto err_destroy_tirs;
2195 for (tt--; tt >= 0; tt--)
2196 mlx5e_destroy_tir(priv->mdev, &priv->indir_tir[tt]);
2203 int mlx5e_create_direct_tirs(struct mlx5e_priv *priv)
2205 int nch = priv->profile->max_nch(priv->mdev);
2206 struct mlx5e_tir *tir;
2213 inlen = MLX5_ST_SZ_BYTES(create_tir_in);
2214 in = mlx5_vzalloc(inlen);
2218 for (ix = 0; ix < nch; ix++) {
2219 memset(in, 0, inlen);
2220 tir = &priv->direct_tir[ix];
2221 tirc = MLX5_ADDR_OF(create_tir_in, in, ctx);
2222 mlx5e_build_direct_tir_ctx(priv, tirc,
2223 priv->direct_tir[ix].rqt.rqtn);
2224 err = mlx5e_create_tir(priv->mdev, tir, in, inlen);
2226 goto err_destroy_ch_tirs;
2233 err_destroy_ch_tirs:
2234 for (ix--; ix >= 0; ix--)
2235 mlx5e_destroy_tir(priv->mdev, &priv->direct_tir[ix]);
2242 static void mlx5e_destroy_indirect_tirs(struct mlx5e_priv *priv)
2246 for (i = 0; i < MLX5E_NUM_INDIR_TIRS; i++)
2247 mlx5e_destroy_tir(priv->mdev, &priv->indir_tir[i]);
2250 void mlx5e_destroy_direct_tirs(struct mlx5e_priv *priv)
2252 int nch = priv->profile->max_nch(priv->mdev);
2255 for (i = 0; i < nch; i++)
2256 mlx5e_destroy_tir(priv->mdev, &priv->direct_tir[i]);
2259 int mlx5e_modify_rqs_vsd(struct mlx5e_priv *priv, bool vsd)
2264 if (!test_bit(MLX5E_STATE_OPENED, &priv->state))
2267 for (i = 0; i < priv->params.num_channels; i++) {
2268 err = mlx5e_modify_rq_vsd(&priv->channel[i]->rq, vsd);
2276 static int mlx5e_setup_tc(struct net_device *netdev, u8 tc)
2278 struct mlx5e_priv *priv = netdev_priv(netdev);
2282 if (tc && tc != MLX5E_MAX_NUM_TC)
2285 mutex_lock(&priv->state_lock);
2287 was_opened = test_bit(MLX5E_STATE_OPENED, &priv->state);
2289 mlx5e_close_locked(priv->netdev);
2291 priv->params.num_tc = tc ? tc : 1;
2294 err = mlx5e_open_locked(priv->netdev);
2296 mutex_unlock(&priv->state_lock);
2301 static int mlx5e_ndo_setup_tc(struct net_device *dev, u32 handle,
2302 __be16 proto, struct tc_to_netdev *tc)
2304 struct mlx5e_priv *priv = netdev_priv(dev);
2306 if (TC_H_MAJ(handle) != TC_H_MAJ(TC_H_INGRESS))
2310 case TC_SETUP_CLSFLOWER:
2311 switch (tc->cls_flower->command) {
2312 case TC_CLSFLOWER_REPLACE:
2313 return mlx5e_configure_flower(priv, proto, tc->cls_flower);
2314 case TC_CLSFLOWER_DESTROY:
2315 return mlx5e_delete_flower(priv, tc->cls_flower);
2316 case TC_CLSFLOWER_STATS:
2317 return mlx5e_stats_flower(priv, tc->cls_flower);
2324 if (tc->type != TC_SETUP_MQPRIO)
2327 return mlx5e_setup_tc(dev, tc->tc);
2330 struct rtnl_link_stats64 *
2331 mlx5e_get_stats(struct net_device *dev, struct rtnl_link_stats64 *stats)
2333 struct mlx5e_priv *priv = netdev_priv(dev);
2334 struct mlx5e_sw_stats *sstats = &priv->stats.sw;
2335 struct mlx5e_vport_stats *vstats = &priv->stats.vport;
2336 struct mlx5e_pport_stats *pstats = &priv->stats.pport;
2338 stats->rx_packets = sstats->rx_packets;
2339 stats->rx_bytes = sstats->rx_bytes;
2340 stats->tx_packets = sstats->tx_packets;
2341 stats->tx_bytes = sstats->tx_bytes;
2343 stats->rx_dropped = priv->stats.qcnt.rx_out_of_buffer;
2344 stats->tx_dropped = sstats->tx_queue_dropped;
2346 stats->rx_length_errors =
2347 PPORT_802_3_GET(pstats, a_in_range_length_errors) +
2348 PPORT_802_3_GET(pstats, a_out_of_range_length_field) +
2349 PPORT_802_3_GET(pstats, a_frame_too_long_errors);
2350 stats->rx_crc_errors =
2351 PPORT_802_3_GET(pstats, a_frame_check_sequence_errors);
2352 stats->rx_frame_errors = PPORT_802_3_GET(pstats, a_alignment_errors);
2353 stats->tx_aborted_errors = PPORT_2863_GET(pstats, if_out_discards);
2354 stats->tx_carrier_errors =
2355 PPORT_802_3_GET(pstats, a_symbol_error_during_carrier);
2356 stats->rx_errors = stats->rx_length_errors + stats->rx_crc_errors +
2357 stats->rx_frame_errors;
2358 stats->tx_errors = stats->tx_aborted_errors + stats->tx_carrier_errors;
2360 /* vport multicast also counts packets that are dropped due to steering
2361 * or rx out of buffer
2364 VPORT_COUNTER_GET(vstats, received_eth_multicast.packets);
2369 static void mlx5e_set_rx_mode(struct net_device *dev)
2371 struct mlx5e_priv *priv = netdev_priv(dev);
2373 queue_work(priv->wq, &priv->set_rx_mode_work);
2376 static int mlx5e_set_mac(struct net_device *netdev, void *addr)
2378 struct mlx5e_priv *priv = netdev_priv(netdev);
2379 struct sockaddr *saddr = addr;
2381 if (!is_valid_ether_addr(saddr->sa_data))
2382 return -EADDRNOTAVAIL;
2384 netif_addr_lock_bh(netdev);
2385 ether_addr_copy(netdev->dev_addr, saddr->sa_data);
2386 netif_addr_unlock_bh(netdev);
2388 queue_work(priv->wq, &priv->set_rx_mode_work);
2393 #define MLX5E_SET_FEATURE(netdev, feature, enable) \
2396 netdev->features |= feature; \
2398 netdev->features &= ~feature; \
2401 typedef int (*mlx5e_feature_handler)(struct net_device *netdev, bool enable);
2403 static int set_feature_lro(struct net_device *netdev, bool enable)
2405 struct mlx5e_priv *priv = netdev_priv(netdev);
2406 bool was_opened = test_bit(MLX5E_STATE_OPENED, &priv->state);
2409 mutex_lock(&priv->state_lock);
2411 if (was_opened && (priv->params.rq_wq_type == MLX5_WQ_TYPE_LINKED_LIST))
2412 mlx5e_close_locked(priv->netdev);
2414 priv->params.lro_en = enable;
2415 err = mlx5e_modify_tirs_lro(priv);
2417 netdev_err(netdev, "lro modify failed, %d\n", err);
2418 priv->params.lro_en = !enable;
2421 if (was_opened && (priv->params.rq_wq_type == MLX5_WQ_TYPE_LINKED_LIST))
2422 mlx5e_open_locked(priv->netdev);
2424 mutex_unlock(&priv->state_lock);
2429 static int set_feature_vlan_filter(struct net_device *netdev, bool enable)
2431 struct mlx5e_priv *priv = netdev_priv(netdev);
2434 mlx5e_enable_vlan_filter(priv);
2436 mlx5e_disable_vlan_filter(priv);
2441 static int set_feature_tc_num_filters(struct net_device *netdev, bool enable)
2443 struct mlx5e_priv *priv = netdev_priv(netdev);
2445 if (!enable && mlx5e_tc_num_filters(priv)) {
2447 "Active offloaded tc filters, can't turn hw_tc_offload off\n");
2454 static int set_feature_rx_all(struct net_device *netdev, bool enable)
2456 struct mlx5e_priv *priv = netdev_priv(netdev);
2457 struct mlx5_core_dev *mdev = priv->mdev;
2459 return mlx5_set_port_fcs(mdev, !enable);
2462 static int set_feature_rx_vlan(struct net_device *netdev, bool enable)
2464 struct mlx5e_priv *priv = netdev_priv(netdev);
2467 mutex_lock(&priv->state_lock);
2469 priv->params.vlan_strip_disable = !enable;
2470 err = mlx5e_modify_rqs_vsd(priv, !enable);
2472 priv->params.vlan_strip_disable = enable;
2474 mutex_unlock(&priv->state_lock);
2479 #ifdef CONFIG_RFS_ACCEL
2480 static int set_feature_arfs(struct net_device *netdev, bool enable)
2482 struct mlx5e_priv *priv = netdev_priv(netdev);
2486 err = mlx5e_arfs_enable(priv);
2488 err = mlx5e_arfs_disable(priv);
2494 static int mlx5e_handle_feature(struct net_device *netdev,
2495 netdev_features_t wanted_features,
2496 netdev_features_t feature,
2497 mlx5e_feature_handler feature_handler)
2499 netdev_features_t changes = wanted_features ^ netdev->features;
2500 bool enable = !!(wanted_features & feature);
2503 if (!(changes & feature))
2506 err = feature_handler(netdev, enable);
2508 netdev_err(netdev, "%s feature 0x%llx failed err %d\n",
2509 enable ? "Enable" : "Disable", feature, err);
2513 MLX5E_SET_FEATURE(netdev, feature, enable);
2517 static int mlx5e_set_features(struct net_device *netdev,
2518 netdev_features_t features)
2522 err = mlx5e_handle_feature(netdev, features, NETIF_F_LRO,
2524 err |= mlx5e_handle_feature(netdev, features,
2525 NETIF_F_HW_VLAN_CTAG_FILTER,
2526 set_feature_vlan_filter);
2527 err |= mlx5e_handle_feature(netdev, features, NETIF_F_HW_TC,
2528 set_feature_tc_num_filters);
2529 err |= mlx5e_handle_feature(netdev, features, NETIF_F_RXALL,
2530 set_feature_rx_all);
2531 err |= mlx5e_handle_feature(netdev, features, NETIF_F_HW_VLAN_CTAG_RX,
2532 set_feature_rx_vlan);
2533 #ifdef CONFIG_RFS_ACCEL
2534 err |= mlx5e_handle_feature(netdev, features, NETIF_F_NTUPLE,
2538 return err ? -EINVAL : 0;
2541 #define MXL5_HW_MIN_MTU 64
2542 #define MXL5E_MIN_MTU (MXL5_HW_MIN_MTU + ETH_FCS_LEN)
2544 static int mlx5e_change_mtu(struct net_device *netdev, int new_mtu)
2546 struct mlx5e_priv *priv = netdev_priv(netdev);
2547 struct mlx5_core_dev *mdev = priv->mdev;
2554 mlx5_query_port_max_mtu(mdev, &max_mtu, 1);
2556 max_mtu = MLX5E_HW2SW_MTU(max_mtu);
2557 min_mtu = MLX5E_HW2SW_MTU(MXL5E_MIN_MTU);
2559 if (new_mtu > max_mtu || new_mtu < min_mtu) {
2561 "%s: Bad MTU (%d), valid range is: [%d..%d]\n",
2562 __func__, new_mtu, min_mtu, max_mtu);
2566 mutex_lock(&priv->state_lock);
2568 reset = !priv->params.lro_en &&
2569 (priv->params.rq_wq_type !=
2570 MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ);
2572 was_opened = test_bit(MLX5E_STATE_OPENED, &priv->state);
2573 if (was_opened && reset)
2574 mlx5e_close_locked(netdev);
2576 netdev->mtu = new_mtu;
2577 mlx5e_set_dev_port_mtu(netdev);
2579 if (was_opened && reset)
2580 err = mlx5e_open_locked(netdev);
2582 mutex_unlock(&priv->state_lock);
2587 static int mlx5e_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
2591 return mlx5e_hwstamp_set(dev, ifr);
2593 return mlx5e_hwstamp_get(dev, ifr);
2599 static int mlx5e_set_vf_mac(struct net_device *dev, int vf, u8 *mac)
2601 struct mlx5e_priv *priv = netdev_priv(dev);
2602 struct mlx5_core_dev *mdev = priv->mdev;
2604 return mlx5_eswitch_set_vport_mac(mdev->priv.eswitch, vf + 1, mac);
2607 static int mlx5e_set_vf_vlan(struct net_device *dev, int vf, u16 vlan, u8 qos)
2609 struct mlx5e_priv *priv = netdev_priv(dev);
2610 struct mlx5_core_dev *mdev = priv->mdev;
2612 return mlx5_eswitch_set_vport_vlan(mdev->priv.eswitch, vf + 1,
2616 static int mlx5e_set_vf_spoofchk(struct net_device *dev, int vf, bool setting)
2618 struct mlx5e_priv *priv = netdev_priv(dev);
2619 struct mlx5_core_dev *mdev = priv->mdev;
2621 return mlx5_eswitch_set_vport_spoofchk(mdev->priv.eswitch, vf + 1, setting);
2624 static int mlx5e_set_vf_trust(struct net_device *dev, int vf, bool setting)
2626 struct mlx5e_priv *priv = netdev_priv(dev);
2627 struct mlx5_core_dev *mdev = priv->mdev;
2629 return mlx5_eswitch_set_vport_trust(mdev->priv.eswitch, vf + 1, setting);
2631 static int mlx5_vport_link2ifla(u8 esw_link)
2634 case MLX5_ESW_VPORT_ADMIN_STATE_DOWN:
2635 return IFLA_VF_LINK_STATE_DISABLE;
2636 case MLX5_ESW_VPORT_ADMIN_STATE_UP:
2637 return IFLA_VF_LINK_STATE_ENABLE;
2639 return IFLA_VF_LINK_STATE_AUTO;
2642 static int mlx5_ifla_link2vport(u8 ifla_link)
2644 switch (ifla_link) {
2645 case IFLA_VF_LINK_STATE_DISABLE:
2646 return MLX5_ESW_VPORT_ADMIN_STATE_DOWN;
2647 case IFLA_VF_LINK_STATE_ENABLE:
2648 return MLX5_ESW_VPORT_ADMIN_STATE_UP;
2650 return MLX5_ESW_VPORT_ADMIN_STATE_AUTO;
2653 static int mlx5e_set_vf_link_state(struct net_device *dev, int vf,
2656 struct mlx5e_priv *priv = netdev_priv(dev);
2657 struct mlx5_core_dev *mdev = priv->mdev;
2659 return mlx5_eswitch_set_vport_state(mdev->priv.eswitch, vf + 1,
2660 mlx5_ifla_link2vport(link_state));
2663 static int mlx5e_get_vf_config(struct net_device *dev,
2664 int vf, struct ifla_vf_info *ivi)
2666 struct mlx5e_priv *priv = netdev_priv(dev);
2667 struct mlx5_core_dev *mdev = priv->mdev;
2670 err = mlx5_eswitch_get_vport_config(mdev->priv.eswitch, vf + 1, ivi);
2673 ivi->linkstate = mlx5_vport_link2ifla(ivi->linkstate);
2677 static int mlx5e_get_vf_stats(struct net_device *dev,
2678 int vf, struct ifla_vf_stats *vf_stats)
2680 struct mlx5e_priv *priv = netdev_priv(dev);
2681 struct mlx5_core_dev *mdev = priv->mdev;
2683 return mlx5_eswitch_get_vport_stats(mdev->priv.eswitch, vf + 1,
2687 static void mlx5e_add_vxlan_port(struct net_device *netdev,
2688 struct udp_tunnel_info *ti)
2690 struct mlx5e_priv *priv = netdev_priv(netdev);
2692 if (ti->type != UDP_TUNNEL_TYPE_VXLAN)
2695 if (!mlx5e_vxlan_allowed(priv->mdev))
2698 mlx5e_vxlan_queue_work(priv, ti->sa_family, be16_to_cpu(ti->port), 1);
2701 static void mlx5e_del_vxlan_port(struct net_device *netdev,
2702 struct udp_tunnel_info *ti)
2704 struct mlx5e_priv *priv = netdev_priv(netdev);
2706 if (ti->type != UDP_TUNNEL_TYPE_VXLAN)
2709 if (!mlx5e_vxlan_allowed(priv->mdev))
2712 mlx5e_vxlan_queue_work(priv, ti->sa_family, be16_to_cpu(ti->port), 0);
2715 static netdev_features_t mlx5e_vxlan_features_check(struct mlx5e_priv *priv,
2716 struct sk_buff *skb,
2717 netdev_features_t features)
2719 struct udphdr *udph;
2723 switch (vlan_get_protocol(skb)) {
2724 case htons(ETH_P_IP):
2725 proto = ip_hdr(skb)->protocol;
2727 case htons(ETH_P_IPV6):
2728 proto = ipv6_hdr(skb)->nexthdr;
2734 if (proto == IPPROTO_UDP) {
2735 udph = udp_hdr(skb);
2736 port = be16_to_cpu(udph->dest);
2739 /* Verify if UDP port is being offloaded by HW */
2740 if (port && mlx5e_vxlan_lookup_port(priv, port))
2744 /* Disable CSUM and GSO if the udp dport is not offloaded by HW */
2745 return features & ~(NETIF_F_CSUM_MASK | NETIF_F_GSO_MASK);
2748 static netdev_features_t mlx5e_features_check(struct sk_buff *skb,
2749 struct net_device *netdev,
2750 netdev_features_t features)
2752 struct mlx5e_priv *priv = netdev_priv(netdev);
2754 features = vlan_features_check(skb, features);
2755 features = vxlan_features_check(skb, features);
2757 /* Validate if the tunneled packet is being offloaded by HW */
2758 if (skb->encapsulation &&
2759 (features & NETIF_F_CSUM_MASK || features & NETIF_F_GSO_MASK))
2760 return mlx5e_vxlan_features_check(priv, skb, features);
2765 static void mlx5e_tx_timeout(struct net_device *dev)
2767 struct mlx5e_priv *priv = netdev_priv(dev);
2768 bool sched_work = false;
2771 netdev_err(dev, "TX timeout detected\n");
2773 for (i = 0; i < priv->params.num_channels * priv->params.num_tc; i++) {
2774 struct mlx5e_sq *sq = priv->txq_to_sq_map[i];
2776 if (!netif_xmit_stopped(netdev_get_tx_queue(dev, i)))
2779 set_bit(MLX5E_SQ_STATE_FLUSH, &sq->state);
2780 netdev_err(dev, "TX timeout on queue: %d, SQ: 0x%x, CQ: 0x%x, SQ Cons: 0x%x SQ Prod: 0x%x\n",
2781 i, sq->sqn, sq->cq.mcq.cqn, sq->cc, sq->pc);
2784 if (sched_work && test_bit(MLX5E_STATE_OPENED, &priv->state))
2785 schedule_work(&priv->tx_timeout_work);
2788 static const struct net_device_ops mlx5e_netdev_ops_basic = {
2789 .ndo_open = mlx5e_open,
2790 .ndo_stop = mlx5e_close,
2791 .ndo_start_xmit = mlx5e_xmit,
2792 .ndo_setup_tc = mlx5e_ndo_setup_tc,
2793 .ndo_select_queue = mlx5e_select_queue,
2794 .ndo_get_stats64 = mlx5e_get_stats,
2795 .ndo_set_rx_mode = mlx5e_set_rx_mode,
2796 .ndo_set_mac_address = mlx5e_set_mac,
2797 .ndo_vlan_rx_add_vid = mlx5e_vlan_rx_add_vid,
2798 .ndo_vlan_rx_kill_vid = mlx5e_vlan_rx_kill_vid,
2799 .ndo_set_features = mlx5e_set_features,
2800 .ndo_change_mtu = mlx5e_change_mtu,
2801 .ndo_do_ioctl = mlx5e_ioctl,
2802 .ndo_set_tx_maxrate = mlx5e_set_tx_maxrate,
2803 #ifdef CONFIG_RFS_ACCEL
2804 .ndo_rx_flow_steer = mlx5e_rx_flow_steer,
2806 .ndo_tx_timeout = mlx5e_tx_timeout,
2809 static const struct net_device_ops mlx5e_netdev_ops_sriov = {
2810 .ndo_open = mlx5e_open,
2811 .ndo_stop = mlx5e_close,
2812 .ndo_start_xmit = mlx5e_xmit,
2813 .ndo_setup_tc = mlx5e_ndo_setup_tc,
2814 .ndo_select_queue = mlx5e_select_queue,
2815 .ndo_get_stats64 = mlx5e_get_stats,
2816 .ndo_set_rx_mode = mlx5e_set_rx_mode,
2817 .ndo_set_mac_address = mlx5e_set_mac,
2818 .ndo_vlan_rx_add_vid = mlx5e_vlan_rx_add_vid,
2819 .ndo_vlan_rx_kill_vid = mlx5e_vlan_rx_kill_vid,
2820 .ndo_set_features = mlx5e_set_features,
2821 .ndo_change_mtu = mlx5e_change_mtu,
2822 .ndo_do_ioctl = mlx5e_ioctl,
2823 .ndo_udp_tunnel_add = mlx5e_add_vxlan_port,
2824 .ndo_udp_tunnel_del = mlx5e_del_vxlan_port,
2825 .ndo_set_tx_maxrate = mlx5e_set_tx_maxrate,
2826 .ndo_features_check = mlx5e_features_check,
2827 #ifdef CONFIG_RFS_ACCEL
2828 .ndo_rx_flow_steer = mlx5e_rx_flow_steer,
2830 .ndo_set_vf_mac = mlx5e_set_vf_mac,
2831 .ndo_set_vf_vlan = mlx5e_set_vf_vlan,
2832 .ndo_set_vf_spoofchk = mlx5e_set_vf_spoofchk,
2833 .ndo_set_vf_trust = mlx5e_set_vf_trust,
2834 .ndo_get_vf_config = mlx5e_get_vf_config,
2835 .ndo_set_vf_link_state = mlx5e_set_vf_link_state,
2836 .ndo_get_vf_stats = mlx5e_get_vf_stats,
2837 .ndo_tx_timeout = mlx5e_tx_timeout,
2840 static int mlx5e_check_required_hca_cap(struct mlx5_core_dev *mdev)
2842 if (MLX5_CAP_GEN(mdev, port_type) != MLX5_CAP_PORT_TYPE_ETH)
2844 if (!MLX5_CAP_GEN(mdev, eth_net_offloads) ||
2845 !MLX5_CAP_GEN(mdev, nic_flow_table) ||
2846 !MLX5_CAP_ETH(mdev, csum_cap) ||
2847 !MLX5_CAP_ETH(mdev, max_lso_cap) ||
2848 !MLX5_CAP_ETH(mdev, vlan_cap) ||
2849 !MLX5_CAP_ETH(mdev, rss_ind_tbl_cap) ||
2850 MLX5_CAP_FLOWTABLE(mdev,
2851 flow_table_properties_nic_receive.max_ft_level)
2853 mlx5_core_warn(mdev,
2854 "Not creating net device, some required device capabilities are missing\n");
2857 if (!MLX5_CAP_ETH(mdev, self_lb_en_modifiable))
2858 mlx5_core_warn(mdev, "Self loop back prevention is not supported\n");
2859 if (!MLX5_CAP_GEN(mdev, cq_moderation))
2860 mlx5_core_warn(mdev, "CQ modiration is not supported\n");
2865 u16 mlx5e_get_max_inline_cap(struct mlx5_core_dev *mdev)
2867 int bf_buf_size = (1 << MLX5_CAP_GEN(mdev, log_bf_reg_size)) / 2;
2869 return bf_buf_size -
2870 sizeof(struct mlx5e_tx_wqe) +
2871 2 /*sizeof(mlx5e_tx_wqe.inline_hdr_start)*/;
2874 #ifdef CONFIG_MLX5_CORE_EN_DCB
2875 static void mlx5e_ets_init(struct mlx5e_priv *priv)
2879 priv->params.ets.ets_cap = mlx5_max_tc(priv->mdev) + 1;
2880 for (i = 0; i < priv->params.ets.ets_cap; i++) {
2881 priv->params.ets.tc_tx_bw[i] = MLX5E_MAX_BW_ALLOC;
2882 priv->params.ets.tc_tsa[i] = IEEE_8021QAZ_TSA_VENDOR;
2883 priv->params.ets.prio_tc[i] = i;
2886 /* tclass[prio=0]=1, tclass[prio=1]=0, tclass[prio=i]=i (for i>1) */
2887 priv->params.ets.prio_tc[0] = 1;
2888 priv->params.ets.prio_tc[1] = 0;
2892 void mlx5e_build_default_indir_rqt(struct mlx5_core_dev *mdev,
2893 u32 *indirection_rqt, int len,
2896 int node = mdev->priv.numa_node;
2897 int node_num_of_cores;
2901 node = first_online_node;
2903 node_num_of_cores = cpumask_weight(cpumask_of_node(node));
2905 if (node_num_of_cores)
2906 num_channels = min_t(int, num_channels, node_num_of_cores);
2908 for (i = 0; i < len; i++)
2909 indirection_rqt[i] = i % num_channels;
2912 static bool mlx5e_check_fragmented_striding_rq_cap(struct mlx5_core_dev *mdev)
2914 return MLX5_CAP_GEN(mdev, striding_rq) &&
2915 MLX5_CAP_GEN(mdev, umr_ptr_rlky) &&
2916 MLX5_CAP_ETH(mdev, reg_umr_sq);
2919 static int mlx5e_get_pci_bw(struct mlx5_core_dev *mdev, u32 *pci_bw)
2921 enum pcie_link_width width;
2922 enum pci_bus_speed speed;
2925 err = pcie_get_minimum_link(mdev->pdev, &speed, &width);
2929 if (speed == PCI_SPEED_UNKNOWN || width == PCIE_LNK_WIDTH_UNKNOWN)
2933 case PCIE_SPEED_2_5GT:
2934 *pci_bw = 2500 * width;
2936 case PCIE_SPEED_5_0GT:
2937 *pci_bw = 5000 * width;
2939 case PCIE_SPEED_8_0GT:
2940 *pci_bw = 8000 * width;
2949 static bool cqe_compress_heuristic(u32 link_speed, u32 pci_bw)
2951 return (link_speed && pci_bw &&
2952 (pci_bw < 40000) && (pci_bw < link_speed));
2955 void mlx5e_set_rx_cq_mode_params(struct mlx5e_params *params, u8 cq_period_mode)
2957 params->rx_cq_period_mode = cq_period_mode;
2959 params->rx_cq_moderation.pkts =
2960 MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_PKTS;
2961 params->rx_cq_moderation.usec =
2962 MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC;
2964 if (cq_period_mode == MLX5_CQ_PERIOD_MODE_START_FROM_CQE)
2965 params->rx_cq_moderation.usec =
2966 MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC_FROM_CQE;
2969 static void mlx5e_query_min_inline(struct mlx5_core_dev *mdev,
2970 u8 *min_inline_mode)
2972 switch (MLX5_CAP_ETH(mdev, wqe_inline_mode)) {
2973 case MLX5E_INLINE_MODE_L2:
2974 *min_inline_mode = MLX5_INLINE_MODE_L2;
2976 case MLX5E_INLINE_MODE_VPORT_CONTEXT:
2977 mlx5_query_nic_vport_min_inline(mdev,
2980 case MLX5_INLINE_MODE_NOT_REQUIRED:
2981 *min_inline_mode = MLX5_INLINE_MODE_NONE;
2986 static void mlx5e_build_nic_netdev_priv(struct mlx5_core_dev *mdev,
2987 struct net_device *netdev,
2988 const struct mlx5e_profile *profile,
2991 struct mlx5e_priv *priv = netdev_priv(netdev);
2994 u8 cq_period_mode = MLX5_CAP_GEN(mdev, cq_period_start_from_cqe) ?
2995 MLX5_CQ_PERIOD_MODE_START_FROM_CQE :
2996 MLX5_CQ_PERIOD_MODE_START_FROM_EQE;
2998 priv->params.log_sq_size =
2999 MLX5E_PARAMS_DEFAULT_LOG_SQ_SIZE;
3000 priv->params.rq_wq_type = mlx5e_check_fragmented_striding_rq_cap(mdev) ?
3001 MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ :
3002 MLX5_WQ_TYPE_LINKED_LIST;
3004 /* set CQE compression */
3005 priv->params.rx_cqe_compress_admin = false;
3006 if (MLX5_CAP_GEN(mdev, cqe_compression) &&
3007 MLX5_CAP_GEN(mdev, vport_group_manager)) {
3008 mlx5e_get_max_linkspeed(mdev, &link_speed);
3009 mlx5e_get_pci_bw(mdev, &pci_bw);
3010 mlx5_core_dbg(mdev, "Max link speed = %d, PCI BW = %d\n",
3011 link_speed, pci_bw);
3012 priv->params.rx_cqe_compress_admin =
3013 cqe_compress_heuristic(link_speed, pci_bw);
3016 priv->params.rx_cqe_compress = priv->params.rx_cqe_compress_admin;
3018 switch (priv->params.rq_wq_type) {
3019 case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ:
3020 priv->params.log_rq_size = MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE_MPW;
3021 priv->params.mpwqe_log_stride_sz =
3022 priv->params.rx_cqe_compress ?
3023 MLX5_MPWRQ_LOG_STRIDE_SIZE_CQE_COMPRESS :
3024 MLX5_MPWRQ_LOG_STRIDE_SIZE;
3025 priv->params.mpwqe_log_num_strides = MLX5_MPWRQ_LOG_WQE_SZ -
3026 priv->params.mpwqe_log_stride_sz;
3027 priv->params.lro_en = true;
3029 default: /* MLX5_WQ_TYPE_LINKED_LIST */
3030 priv->params.log_rq_size = MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE;
3033 mlx5_core_info(mdev,
3034 "MLX5E: StrdRq(%d) RqSz(%ld) StrdSz(%ld) RxCqeCmprss(%d)\n",
3035 priv->params.rq_wq_type == MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ,
3036 BIT(priv->params.log_rq_size),
3037 BIT(priv->params.mpwqe_log_stride_sz),
3038 priv->params.rx_cqe_compress_admin);
3040 priv->params.min_rx_wqes = mlx5_min_rx_wqes(priv->params.rq_wq_type,
3041 BIT(priv->params.log_rq_size));
3043 priv->params.rx_am_enabled = MLX5_CAP_GEN(mdev, cq_moderation);
3044 mlx5e_set_rx_cq_mode_params(&priv->params, cq_period_mode);
3046 priv->params.tx_cq_moderation.usec =
3047 MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_USEC;
3048 priv->params.tx_cq_moderation.pkts =
3049 MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_PKTS;
3050 priv->params.tx_max_inline = mlx5e_get_max_inline_cap(mdev);
3051 mlx5e_query_min_inline(mdev, &priv->params.tx_min_inline_mode);
3052 priv->params.num_tc = 1;
3053 priv->params.rss_hfunc = ETH_RSS_HASH_XOR;
3055 netdev_rss_key_fill(priv->params.toeplitz_hash_key,
3056 sizeof(priv->params.toeplitz_hash_key));
3058 mlx5e_build_default_indir_rqt(mdev, priv->params.indirection_rqt,
3059 MLX5E_INDIR_RQT_SIZE, profile->max_nch(mdev));
3061 priv->params.lro_wqe_sz =
3062 MLX5E_PARAMS_DEFAULT_LRO_WQE_SZ;
3064 /* Initialize pflags */
3065 MLX5E_SET_PRIV_FLAG(priv, MLX5E_PFLAG_RX_CQE_BASED_MODER,
3066 priv->params.rx_cq_period_mode == MLX5_CQ_PERIOD_MODE_START_FROM_CQE);
3069 priv->netdev = netdev;
3070 priv->params.num_channels = profile->max_nch(mdev);
3071 priv->profile = profile;
3072 priv->ppriv = ppriv;
3074 #ifdef CONFIG_MLX5_CORE_EN_DCB
3075 mlx5e_ets_init(priv);
3078 mutex_init(&priv->state_lock);
3080 INIT_WORK(&priv->update_carrier_work, mlx5e_update_carrier_work);
3081 INIT_WORK(&priv->set_rx_mode_work, mlx5e_set_rx_mode_work);
3082 INIT_WORK(&priv->tx_timeout_work, mlx5e_tx_timeout_work);
3083 INIT_DELAYED_WORK(&priv->update_stats_work, mlx5e_update_stats_work);
3086 static void mlx5e_set_netdev_dev_addr(struct net_device *netdev)
3088 struct mlx5e_priv *priv = netdev_priv(netdev);
3090 mlx5_query_nic_vport_mac_address(priv->mdev, 0, netdev->dev_addr);
3091 if (is_zero_ether_addr(netdev->dev_addr) &&
3092 !MLX5_CAP_GEN(priv->mdev, vport_group_manager)) {
3093 eth_hw_addr_random(netdev);
3094 mlx5_core_info(priv->mdev, "Assigned random MAC address %pM\n", netdev->dev_addr);
3098 static const struct switchdev_ops mlx5e_switchdev_ops = {
3099 .switchdev_port_attr_get = mlx5e_attr_get,
3102 static void mlx5e_build_nic_netdev(struct net_device *netdev)
3104 struct mlx5e_priv *priv = netdev_priv(netdev);
3105 struct mlx5_core_dev *mdev = priv->mdev;
3109 SET_NETDEV_DEV(netdev, &mdev->pdev->dev);
3111 if (MLX5_CAP_GEN(mdev, vport_group_manager)) {
3112 netdev->netdev_ops = &mlx5e_netdev_ops_sriov;
3113 #ifdef CONFIG_MLX5_CORE_EN_DCB
3114 netdev->dcbnl_ops = &mlx5e_dcbnl_ops;
3117 netdev->netdev_ops = &mlx5e_netdev_ops_basic;
3120 netdev->watchdog_timeo = 15 * HZ;
3122 netdev->ethtool_ops = &mlx5e_ethtool_ops;
3124 netdev->vlan_features |= NETIF_F_SG;
3125 netdev->vlan_features |= NETIF_F_IP_CSUM;
3126 netdev->vlan_features |= NETIF_F_IPV6_CSUM;
3127 netdev->vlan_features |= NETIF_F_GRO;
3128 netdev->vlan_features |= NETIF_F_TSO;
3129 netdev->vlan_features |= NETIF_F_TSO6;
3130 netdev->vlan_features |= NETIF_F_RXCSUM;
3131 netdev->vlan_features |= NETIF_F_RXHASH;
3133 if (!!MLX5_CAP_ETH(mdev, lro_cap))
3134 netdev->vlan_features |= NETIF_F_LRO;
3136 netdev->hw_features = netdev->vlan_features;
3137 netdev->hw_features |= NETIF_F_HW_VLAN_CTAG_TX;
3138 netdev->hw_features |= NETIF_F_HW_VLAN_CTAG_RX;
3139 netdev->hw_features |= NETIF_F_HW_VLAN_CTAG_FILTER;
3141 if (mlx5e_vxlan_allowed(mdev)) {
3142 netdev->hw_features |= NETIF_F_GSO_UDP_TUNNEL |
3143 NETIF_F_GSO_UDP_TUNNEL_CSUM |
3144 NETIF_F_GSO_PARTIAL;
3145 netdev->hw_enc_features |= NETIF_F_IP_CSUM;
3146 netdev->hw_enc_features |= NETIF_F_IPV6_CSUM;
3147 netdev->hw_enc_features |= NETIF_F_TSO;
3148 netdev->hw_enc_features |= NETIF_F_TSO6;
3149 netdev->hw_enc_features |= NETIF_F_GSO_UDP_TUNNEL;
3150 netdev->hw_enc_features |= NETIF_F_GSO_UDP_TUNNEL_CSUM |
3151 NETIF_F_GSO_PARTIAL;
3152 netdev->gso_partial_features = NETIF_F_GSO_UDP_TUNNEL_CSUM;
3155 mlx5_query_port_fcs(mdev, &fcs_supported, &fcs_enabled);
3158 netdev->hw_features |= NETIF_F_RXALL;
3160 netdev->features = netdev->hw_features;
3161 if (!priv->params.lro_en)
3162 netdev->features &= ~NETIF_F_LRO;
3165 netdev->features &= ~NETIF_F_RXALL;
3167 #define FT_CAP(f) MLX5_CAP_FLOWTABLE(mdev, flow_table_properties_nic_receive.f)
3168 if (FT_CAP(flow_modify_en) &&
3169 FT_CAP(modify_root) &&
3170 FT_CAP(identified_miss_table_mode) &&
3171 FT_CAP(flow_table_modify)) {
3172 netdev->hw_features |= NETIF_F_HW_TC;
3173 #ifdef CONFIG_RFS_ACCEL
3174 netdev->hw_features |= NETIF_F_NTUPLE;
3178 netdev->features |= NETIF_F_HIGHDMA;
3180 netdev->priv_flags |= IFF_UNICAST_FLT;
3182 mlx5e_set_netdev_dev_addr(netdev);
3184 #ifdef CONFIG_NET_SWITCHDEV
3185 if (MLX5_CAP_GEN(mdev, vport_group_manager))
3186 netdev->switchdev_ops = &mlx5e_switchdev_ops;
3190 static void mlx5e_create_q_counter(struct mlx5e_priv *priv)
3192 struct mlx5_core_dev *mdev = priv->mdev;
3195 err = mlx5_core_alloc_q_counter(mdev, &priv->q_counter);
3197 mlx5_core_warn(mdev, "alloc queue counter failed, %d\n", err);
3198 priv->q_counter = 0;
3202 static void mlx5e_destroy_q_counter(struct mlx5e_priv *priv)
3204 if (!priv->q_counter)
3207 mlx5_core_dealloc_q_counter(priv->mdev, priv->q_counter);
3210 static int mlx5e_create_umr_mkey(struct mlx5e_priv *priv)
3212 struct mlx5_core_dev *mdev = priv->mdev;
3213 u64 npages = MLX5E_REQUIRED_MTTS(priv->profile->max_nch(mdev),
3214 BIT(MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE_MPW));
3215 int inlen = MLX5_ST_SZ_BYTES(create_mkey_in);
3220 in = mlx5_vzalloc(inlen);
3224 mkc = MLX5_ADDR_OF(create_mkey_in, in, memory_key_mkey_entry);
3226 npages = min_t(u32, ALIGN(U16_MAX, 4) * 2, npages);
3228 MLX5_SET(mkc, mkc, free, 1);
3229 MLX5_SET(mkc, mkc, umr_en, 1);
3230 MLX5_SET(mkc, mkc, lw, 1);
3231 MLX5_SET(mkc, mkc, lr, 1);
3232 MLX5_SET(mkc, mkc, access_mode, MLX5_MKC_ACCESS_MODE_MTT);
3234 MLX5_SET(mkc, mkc, qpn, 0xffffff);
3235 MLX5_SET(mkc, mkc, pd, mdev->mlx5e_res.pdn);
3236 MLX5_SET64(mkc, mkc, len, npages << PAGE_SHIFT);
3237 MLX5_SET(mkc, mkc, translations_octword_size,
3238 MLX5_MTT_OCTW(npages));
3239 MLX5_SET(mkc, mkc, log_page_size, PAGE_SHIFT);
3241 err = mlx5_core_create_mkey(mdev, &priv->umr_mkey, in, inlen);
3247 static void mlx5e_nic_init(struct mlx5_core_dev *mdev,
3248 struct net_device *netdev,
3249 const struct mlx5e_profile *profile,
3252 struct mlx5e_priv *priv = netdev_priv(netdev);
3254 mlx5e_build_nic_netdev_priv(mdev, netdev, profile, ppriv);
3255 mlx5e_build_nic_netdev(netdev);
3256 mlx5e_vxlan_init(priv);
3259 static void mlx5e_nic_cleanup(struct mlx5e_priv *priv)
3261 struct mlx5_core_dev *mdev = priv->mdev;
3262 struct mlx5_eswitch *esw = mdev->priv.eswitch;
3264 mlx5e_vxlan_cleanup(priv);
3266 if (MLX5_CAP_GEN(mdev, vport_group_manager))
3267 mlx5_eswitch_unregister_vport_rep(esw, 0);
3270 static int mlx5e_init_nic_rx(struct mlx5e_priv *priv)
3272 struct mlx5_core_dev *mdev = priv->mdev;
3276 err = mlx5e_create_indirect_rqts(priv);
3278 mlx5_core_warn(mdev, "create indirect rqts failed, %d\n", err);
3282 err = mlx5e_create_direct_rqts(priv);
3284 mlx5_core_warn(mdev, "create direct rqts failed, %d\n", err);
3285 goto err_destroy_indirect_rqts;
3288 err = mlx5e_create_indirect_tirs(priv);
3290 mlx5_core_warn(mdev, "create indirect tirs failed, %d\n", err);
3291 goto err_destroy_direct_rqts;
3294 err = mlx5e_create_direct_tirs(priv);
3296 mlx5_core_warn(mdev, "create direct tirs failed, %d\n", err);
3297 goto err_destroy_indirect_tirs;
3300 err = mlx5e_create_flow_steering(priv);
3302 mlx5_core_warn(mdev, "create flow steering failed, %d\n", err);
3303 goto err_destroy_direct_tirs;
3306 err = mlx5e_tc_init(priv);
3308 goto err_destroy_flow_steering;
3312 err_destroy_flow_steering:
3313 mlx5e_destroy_flow_steering(priv);
3314 err_destroy_direct_tirs:
3315 mlx5e_destroy_direct_tirs(priv);
3316 err_destroy_indirect_tirs:
3317 mlx5e_destroy_indirect_tirs(priv);
3318 err_destroy_direct_rqts:
3319 for (i = 0; i < priv->profile->max_nch(mdev); i++)
3320 mlx5e_destroy_rqt(priv, &priv->direct_tir[i].rqt);
3321 err_destroy_indirect_rqts:
3322 mlx5e_destroy_rqt(priv, &priv->indir_rqt);
3326 static void mlx5e_cleanup_nic_rx(struct mlx5e_priv *priv)
3330 mlx5e_tc_cleanup(priv);
3331 mlx5e_destroy_flow_steering(priv);
3332 mlx5e_destroy_direct_tirs(priv);
3333 mlx5e_destroy_indirect_tirs(priv);
3334 for (i = 0; i < priv->profile->max_nch(priv->mdev); i++)
3335 mlx5e_destroy_rqt(priv, &priv->direct_tir[i].rqt);
3336 mlx5e_destroy_rqt(priv, &priv->indir_rqt);
3339 static int mlx5e_init_nic_tx(struct mlx5e_priv *priv)
3343 err = mlx5e_create_tises(priv);
3345 mlx5_core_warn(priv->mdev, "create tises failed, %d\n", err);
3349 #ifdef CONFIG_MLX5_CORE_EN_DCB
3350 mlx5e_dcbnl_ieee_setets_core(priv, &priv->params.ets);
3355 static void mlx5e_nic_enable(struct mlx5e_priv *priv)
3357 struct net_device *netdev = priv->netdev;
3358 struct mlx5_core_dev *mdev = priv->mdev;
3359 struct mlx5_eswitch *esw = mdev->priv.eswitch;
3360 struct mlx5_eswitch_rep rep;
3362 mlx5_lag_add(mdev, netdev);
3364 if (mlx5e_vxlan_allowed(mdev)) {
3366 udp_tunnel_get_rx_info(netdev);
3370 mlx5e_enable_async_events(priv);
3371 queue_work(priv->wq, &priv->set_rx_mode_work);
3373 if (MLX5_CAP_GEN(mdev, vport_group_manager)) {
3374 mlx5_query_nic_vport_mac_address(mdev, 0, rep.hw_id);
3375 rep.load = mlx5e_nic_rep_load;
3376 rep.unload = mlx5e_nic_rep_unload;
3378 rep.priv_data = priv;
3379 mlx5_eswitch_register_vport_rep(esw, &rep);
3383 static void mlx5e_nic_disable(struct mlx5e_priv *priv)
3385 queue_work(priv->wq, &priv->set_rx_mode_work);
3386 mlx5e_disable_async_events(priv);
3387 mlx5_lag_remove(priv->mdev);
3390 static const struct mlx5e_profile mlx5e_nic_profile = {
3391 .init = mlx5e_nic_init,
3392 .cleanup = mlx5e_nic_cleanup,
3393 .init_rx = mlx5e_init_nic_rx,
3394 .cleanup_rx = mlx5e_cleanup_nic_rx,
3395 .init_tx = mlx5e_init_nic_tx,
3396 .cleanup_tx = mlx5e_cleanup_nic_tx,
3397 .enable = mlx5e_nic_enable,
3398 .disable = mlx5e_nic_disable,
3399 .update_stats = mlx5e_update_stats,
3400 .max_nch = mlx5e_get_max_num_channels,
3401 .max_tc = MLX5E_MAX_NUM_TC,
3404 void *mlx5e_create_netdev(struct mlx5_core_dev *mdev,
3405 const struct mlx5e_profile *profile, void *ppriv)
3407 struct net_device *netdev;
3408 struct mlx5e_priv *priv;
3409 int nch = profile->max_nch(mdev);
3412 netdev = alloc_etherdev_mqs(sizeof(struct mlx5e_priv),
3413 nch * profile->max_tc,
3416 mlx5_core_err(mdev, "alloc_etherdev_mqs() failed\n");
3420 profile->init(mdev, netdev, profile, ppriv);
3422 netif_carrier_off(netdev);
3424 priv = netdev_priv(netdev);
3426 priv->wq = create_singlethread_workqueue("mlx5e");
3428 goto err_free_netdev;
3430 err = mlx5e_create_umr_mkey(priv);
3432 mlx5_core_err(mdev, "create umr mkey failed, %d\n", err);
3433 goto err_destroy_wq;
3436 err = profile->init_tx(priv);
3438 goto err_destroy_umr_mkey;
3440 err = mlx5e_open_drop_rq(priv);
3442 mlx5_core_err(mdev, "open drop rq failed, %d\n", err);
3443 goto err_cleanup_tx;
3446 err = profile->init_rx(priv);
3448 goto err_close_drop_rq;
3450 mlx5e_create_q_counter(priv);
3452 mlx5e_init_l2_addr(priv);
3454 mlx5e_set_dev_port_mtu(netdev);
3456 err = register_netdev(netdev);
3458 mlx5_core_err(mdev, "register_netdev failed, %d\n", err);
3459 goto err_dealloc_q_counters;
3462 if (profile->enable)
3463 profile->enable(priv);
3467 err_dealloc_q_counters:
3468 mlx5e_destroy_q_counter(priv);
3469 profile->cleanup_rx(priv);
3472 mlx5e_close_drop_rq(priv);
3475 profile->cleanup_tx(priv);
3477 err_destroy_umr_mkey:
3478 mlx5_core_destroy_mkey(mdev, &priv->umr_mkey);
3481 destroy_workqueue(priv->wq);
3484 free_netdev(netdev);
3489 static void mlx5e_register_vport_rep(struct mlx5_core_dev *mdev)
3491 struct mlx5_eswitch *esw = mdev->priv.eswitch;
3492 int total_vfs = MLX5_TOTAL_VPORTS(mdev);
3496 if (!MLX5_CAP_GEN(mdev, vport_group_manager))
3499 mlx5_query_nic_vport_mac_address(mdev, 0, mac);
3501 for (vport = 1; vport < total_vfs; vport++) {
3502 struct mlx5_eswitch_rep rep;
3504 rep.load = mlx5e_vport_rep_load;
3505 rep.unload = mlx5e_vport_rep_unload;
3507 ether_addr_copy(rep.hw_id, mac);
3508 mlx5_eswitch_register_vport_rep(esw, &rep);
3512 static void *mlx5e_add(struct mlx5_core_dev *mdev)
3514 struct mlx5_eswitch *esw = mdev->priv.eswitch;
3518 if (mlx5e_check_required_hca_cap(mdev))
3521 if (mlx5e_create_mdev_resources(mdev))
3524 mlx5e_register_vport_rep(mdev);
3526 if (MLX5_CAP_GEN(mdev, vport_group_manager))
3527 ppriv = &esw->offloads.vport_reps[0];
3529 ret = mlx5e_create_netdev(mdev, &mlx5e_nic_profile, ppriv);
3531 mlx5e_destroy_mdev_resources(mdev);
3537 void mlx5e_destroy_netdev(struct mlx5_core_dev *mdev, struct mlx5e_priv *priv)
3539 const struct mlx5e_profile *profile = priv->profile;
3540 struct net_device *netdev = priv->netdev;
3542 set_bit(MLX5E_STATE_DESTROYING, &priv->state);
3543 if (profile->disable)
3544 profile->disable(priv);
3546 flush_workqueue(priv->wq);
3547 if (test_bit(MLX5_INTERFACE_STATE_SHUTDOWN, &mdev->intf_state)) {
3548 netif_device_detach(netdev);
3549 mlx5e_close(netdev);
3551 unregister_netdev(netdev);
3554 mlx5e_destroy_q_counter(priv);
3555 profile->cleanup_rx(priv);
3556 mlx5e_close_drop_rq(priv);
3557 profile->cleanup_tx(priv);
3558 mlx5_core_destroy_mkey(priv->mdev, &priv->umr_mkey);
3559 cancel_delayed_work_sync(&priv->update_stats_work);
3560 destroy_workqueue(priv->wq);
3561 if (profile->cleanup)
3562 profile->cleanup(priv);
3564 if (!test_bit(MLX5_INTERFACE_STATE_SHUTDOWN, &mdev->intf_state))
3565 free_netdev(netdev);
3568 static void mlx5e_remove(struct mlx5_core_dev *mdev, void *vpriv)
3570 struct mlx5_eswitch *esw = mdev->priv.eswitch;
3571 int total_vfs = MLX5_TOTAL_VPORTS(mdev);
3572 struct mlx5e_priv *priv = vpriv;
3575 mlx5e_destroy_netdev(mdev, priv);
3577 for (vport = 1; vport < total_vfs; vport++)
3578 mlx5_eswitch_unregister_vport_rep(esw, vport);
3580 mlx5e_destroy_mdev_resources(mdev);
3583 static void *mlx5e_get_netdev(void *vpriv)
3585 struct mlx5e_priv *priv = vpriv;
3587 return priv->netdev;
3590 static struct mlx5_interface mlx5e_interface = {
3592 .remove = mlx5e_remove,
3593 .event = mlx5e_async_event,
3594 .protocol = MLX5_INTERFACE_PROTOCOL_ETH,
3595 .get_dev = mlx5e_get_netdev,
3598 void mlx5e_init(void)
3600 mlx5e_build_ptys2ethtool_map();
3601 mlx5_register_interface(&mlx5e_interface);
3604 void mlx5e_cleanup(void)
3606 mlx5_unregister_interface(&mlx5e_interface);